International Business Machines Corporation

Jamory Hawkins

Dung Q Nguyen

Brian David Barrick

Susan Elizabeth Eisen

Steven J Battle

Joshua W Bowman

John Andrew Schumann

Debapriya Chatterjee

Paul Frank Lecocq

Karen E Yokum

Bryant Cockcroft

Brandon R Goddard

Paul Umbarger

Tharunachalam Pindicura

Jeffrey W Kellington

Khandker Nabil Adeeb

Kevin Barnett

Lance G Hehenberger

Lawrence Leitner

Omesh Bajaj

A method of checking for a stall condition in a processor is disclosed, the method including inserting an inline instruction sequence into a thread, the inline instruction sequence configured to read the result from a timing register during processing of a first instruction and store the result in a first general purpose register, wherein the timing register functions as a timer for the processor; and read the results from the timing register during processing of a second instruction and store the results in a second general purpose register, wherein the second instruction is the next consecutive instruction after the first instruction. The inline thread sequence may be inserted in sequence with the thread and further configured to compare the difference between the result in the first and second general purpose register to a programmable threshold.

Method and system for detection of thread stall

A computer system, processor, and method for processing information is disclosed that includes reading out a plurality of entries in a history buffer prior to initiating a flush recovery process; initiating the flush recovery process; determining which of the history buffer entries read out of the history buffer should be recovered; and sending information associated with the history buffer entries to be recovered to one or more history buffer recovery ports. In one or more embodiments, the history buffer entries are continually read out in response to a processor and history buffer entries read out from the history buffer are directed to a specific history buffer recovery port associated with a mapper of a specific logical register.

Steering a history buffer entry to a specific recovery port during speculative flush recovery lookup in a processor

A computer system, processor, and method for processing information is disclosed that includes at least one computer processor for processing instructions, the processor having a history buffer having a plurality of entries for storing information associated with a processor instruction evicted from a logical register, the history buffer having at least one recovery port; a logical register mapper for recovering information from the history buffer, the mapper having restore ports to recover information from the history buffer; and a restore multiplexor configured to receive as inputs information from one or more of the history buffer recovery ports, and configured to output information to one or more of the logical register mapper restore ports. The processor, system and/or method configured to improve flush recovery bandwidth.

Flush-recovery bandwidth in a processor

Growing community of inventors

Austin, TX, United States of America

Jamory Hawkins