Texas Instruments Corporation

Other

James R Hellums

Henry T Yung

Zhengwei Zhang

Sabrina D Phillips

Baher S Haroun

Mark Stephen Rodder

Amitava Chatterjee

Marco Corsi

Taylor R Efland

William Robert Krenik

John William Fattaruso

James Robert Hochschild

Chin-Yu Tsai

Alec James Morton

John M Muza

Wei-chan Hsu

Steve Wiyi Yang

Heng-Chih (Jerry) Lin

Alan Seabeaugh

A current reference circuit is disclosed. A small startup current is defined as the base current into a bipolar transistor with its collector-emitter path connected in series with a resistor between the power supply voltage and ground. This startup current is conducted via a diode-connected MOS transistor in a first leg of a current mirror. Temperature compensation is maintained by a reference leg in the current mirror that includes a bipolar transistor having an emitter area N times larger than that of a bipolar transistor in a second leg of the current mirror, to establish a temperature-compensated current in the reference leg. A compensation capacitor connected between the collector and base of a bipolar transistor in the first leg suppresses oscillation, and can be modest in size due to the Miller effect.

Start-up circuit and method for a self-biased zero-temperature-coefficient current reference

A method for actuating an amplifier to generally eliminate a pop is provided. Accordingly, a plurality of current sources is actuated in an input stage, and a plurality of bias voltages are applied to the input stage. After a predetermined period after the step of applying a plurality of bias voltages to the input stage and the step of actuating a plurality of current sources in an input stage, a control circuit is actuated, and a transistor within a control amplifier stage is turned on at a predetermined rate.

Anti-pop method and apparatus for class AB amplifiers

A spare wheel assembly including a frame having opposed ends. A wheel hub is secured to one end of the frame. A pair of mounting brackets, configured for attachment to the leaf springs of a trailer, is pivotally secured to the frame. One of the mounting brackets is secured to the end of the frame not bearing the wheel hub and the other one of the mounting brackets is secured to the frame between the wheel hub and the other one of the mounting brackets. A wheel is secured to the wheel hub.

Spare wheel assembly

A fully differential amplifier slew rate boosting scheme for use with an amplifier having a closed-loop gain very near unity or less has the first plates of the compensation capacitors and conventionally coupled to internal high impedance gain nodes and , but has the other plates of the compensation capacitors and unconventionally driven with the input signal IN&plus; and IN&minus;. The voltages appearing across the compensation capacitors and in response to changes in the input signal is significantly less than that achieved using conventional compensation architectures where the other plates of the compensation capacitors are coupled to ground. Since little current is now required to charge the compensation capacitors and , the input stage tail current no longer limits the slew rate.

Differential amplifier slew rate boosting scheme

A circuit simulator is provided for simulating the operation of a circuit in the time domain by accounting for the physical fluctuation (noise) in the time domain. Each of the components ( ) in the matrix ( ) has associated therewith an active current generator which can be simulated by the simulator in the time domain. In parallel with this active current generator, a stochastic (random) process current generator is provided. This stochastic current generator for each element will utilize a Gaussian random number generator (with 0 mean and a variance equal to 1) that is scaled by the standard deviation (square root of the variance) of the physical noise process that exists within the device. Additionally, this Gaussian random number generator is scaled by a factor that accounts for the time step or discrete operation of the noise simulator.

Time domain noise analysis

High performance digital transistors ( ) and analog transistors ( ) are formed at the same time. The digital transistors ( ) include pocket regions ( ) for optimum performance. These pocket regions ( ) are partially or completely suppressed from at least the drain side of the analog transistors ( ) to provide a flat channel doping profile on the drain side. The flat channel doping profile provides high early voltage and higher gain. The suppression is accomplished by using the HVLDD implants for the analog transistors ( ).

METHOD TO PARTIALLY OR COMPLETELY SUPPRESS POCKET IMPLANT IN SELECTIVE CIRCUIT ELEMENTS WITH NO ADDITIONAL MASK IN A CMOS FLOW WHERE SEPARATE MASKING STEPS ARE USED FOR THE DRAIN EXTENSION IMPLANTS FOR THE LOW VOLTAGE AND HIGH VOLTAGE TRANSISTORS

A differential voltage sense circuit has a fuse placed in one upper leg of a resistance bridge while the remaining upper leg (sense leg) employs a resistor constructed of doped poly or poly silicide or constructed of the doped silicon that forms the N-well or P-well in CMOS process. The lower legs each have a switch selected from a pair of matched switches. A comparator, latch and combinational logic sense the state of the fuse in the resistance bridge and latch the state information before the switches can operate to stop the flow of current in the resistance bridge. The differential voltage sense circuit can operate at low voltage levels compatible with advanced CMOS processes.

Differential voltage sense circuit to detect the state of a CMOS process compatible fuses at low power supply voltages

A low-pass filter circuit includes: a first compound transistor device ( ) and ( ) coupled between an input node ( ) and an output node ( ); a first transistor ( ) coupled to the input node ( ), a gate of the first transistor ( ) is coupled to a drain of the first transistor ( ); a second compound transistor device ( ) and ( ) coupled between a gate of the first compound transistor device ( ) and ( ) and the gate of the first transistor ( ); a second transistor ( ) coupled to the first transistor ( ) and having a gate coupled to a gate of the second compound transistor device ( ) and ( ), the gate of the second transistor ( ) is coupled to a drain of the second transistor ( ); a current source ( ) coupled to the drain of the second transistor ( ); a first capacitor (C ) coupled to the output node ( ); and a second capacitor (C ) coupled to the gate of the first compound transistor device ( ) and ( ).

Low-pass filter with improved high frequency attenuation

A circuit for reducing speaker &ldquo;pops&rdquo; and &ldquo;clicks&rdquo; during power on and power off transitions of an op amp driver. The circuit includes an op amp,having a first input terminal adapted to be coupled to an input signal and a second input terminal adapted to be coupled to a reference potential. A speaker,is capacitively coupled to the output terminal of the op amp,. Also included are a first current source,for coupling a first bias current to the op amp, and a second current source,for coupling a second bias current to the op amp, the first bias current being much greater than said second bias current. A switch,, coupled between the op amp,and the first current source,, is responsive to a mode control signal PWDN(bar) for enabling and inhibiting flow of the first bias current to the op amp,. In a preferred embodiment, the op amp is an integrated circuit device, and is a metal oxide semiconductor (MOS) circuit.

Analog circuitry for start-up glitch suppression

Analog to digital conversion circuitry (,) is disclosed, comprising multiple quantization circuits (,), having a quantization resistor (,) coupled between inputs of adjacent quantization circuits, wherein each quantization circuit comprises an input source follower circuit (,) having an input coupled to an analog voltage input and an output, an output source follower circuit (,) having an input and an output coupled to a digital voltage output (,), a base transistor (,) having a first terminal coupled to the output of said input source follower circuit, a reset transistor circuit (,) coupled to said first terminal and adapted to selectively ground said first terminal responsive to an external signal, a resonant tunneling diode structure (,) coupled at a first end to a second terminal of said base transistor and at a second end to ground, and a dynamic hysteresis loading circuit (,) coupled to a third terminal of said base transistor and to the input of said output source follower circuit.

High speed analog to digital conversion circuitry using quantum mechanical tunneling structures

A fuse trim circuit includes: a fuse 40; and a logic gate 55 having a first input coupled to the fuse 40 and a second input coupled to a logic code such that the logic code bypasses the fuse 40 to avoid prestressing the fuse 40.

Fuse trim circuit that does not prestress fuses

A resistive element including a P-channel MOS device (101, 401, 402, 608a-608c) having a first and second current carrying electrodes, and a gate. The first current carrying electrode forms a first impedance terminal and the second current carrying electrode forms a second impedance terminal. A bias circuit (103, 104, 105, 106) coupled to the first current carrying electrode and gate of the P-channel MOS device (101, 401, 402, 608a-608c). The bias circuit (103, 104, 105, 106) generates a voltage less than the threshold voltage of the P-channel MOS device (101, 401, 402, 608a-608c).

On-chip high resistance device for passive low pass filters with

An integrated detection circuit (10) linearly charges capacitors (14) and (16) over time in response to particular states of an input signal (12). Outputs from the integrated detection circuit (10) are generated by differential pairs (39) when the charge on either of the capacitors (14) or (16) is equal to or greater than a reference voltage input to the differential pairs (39).

Method and apparatus for detecting changes in a clock signal to static

A circuit includes a first transistor M.sub.1 ; a second transistor M.sub.2 having a gate coupled to a gate of the first transistor M.sub.1 and a source coupled to a source of the first transistor M.sub.1 ; a third transistor M.sub.3 having a source coupled to a drain of the first transistor M.sub.1 and a drain coupled to a current input I.sub.b, the drain of the third transistor M.sub.3 is coupled to the gate of the first transistor M.sub.1 ; a fourth transistor M.sub.4 having a source coupled to a drain of the second transistor M.sub.2, a gate coupled to a gate of the third transistor M.sub.3, and a drain coupled to a supply node V.sub.DD ; and a variable voltage input V.sub.x coupled to the gate of the third transistor M.sub.3.

Growing community of inventors

Plano, TX, United States of America

James R Hellums