Ncr Corporation

Teradata Us, Inc.

James Leo Knighten

Jun Fan

Arthur Ray Alexander

Norman W Smith

Gang Wang

P Keith Muller

Joseph Ted Dibene, Ii

A circuit board includes power reference layers and a capacitor provided between the power reference layers such that a shorter dimension of the capacitor defines a space between the power reference layers. The capacitor has plural conductive plates and plural dielectric layers.

Providing an embedded capacitor in a circuit board

A printed circuit board includes at least two conductive traces, each having a first portion and a second portion. The printed circuit board also includes a cross-over section that includes two electrically conductive portions, each connecting electrically to the first and second portions of a corresponding one of the conductive traces, such that the conductive traces in their first portions lie on opposite sides of each other as they do in their second portions.

Crossing conductive traces in a PCB

A circuit board includes reference plane layers and a dielectric between the reference plane layers. A resistive element is also provided between the reference plane layers to provide a resistive path between the reference plane layers. Optimally, a decoupling capacitor is provided having a first electrode electrically connected to the resistive element, and a second electrode electrically connected to one of the reference plane layers.

Providing a resistive element between reference plane layers in a circuit board

A circuit board construction which reduces unwanted electrical effects and lower signal quality resulting from the use of vias in relatively thick circuit boards or in circuit boards carrying signals of relatively high frequency. The circuit board includes a through-hole in the circuit board substrate for carrying a conductive via stub, the stub having an inherent stub characteristic; and a compensation element, such as a surface mount capacitor, positioned on the substrate such that when the stub is carried by the through-hole the inherent stub characteristic is adjusted to define a compensated stub characteristic.

Adjusting a characteristic of a conductive via stub in a circuit board

A printed circuit board includes multiple layers on which electrically conductive traces reside, where at least two of the electrically conductive traces each has a first portion formed on one layer of the printed circuit board and a second portion formed on another layer of the printed circuit board. The printed circuit board also includes a thru-hole via that includes at least two electrically conductive portions electrically isolated from each other, such that each of the electrically conductive portions connects electrically to both the first and second portions of a corresponding one of the electrically conductive traces.

Using a thru-hole via to improve circuit density in a PCB

A circuit board includes multiple signal layers, in which signal lines are routed, and reference plane layers, in which power reference planes are provided. To connect signal lines at different signal layers, vias are passed through at least one signal layer and at least one reference plane layer. At the one signal layer, a first clearance (or anti-pad) is defined around the via. At the reference plane layer, a second clearance is defined around the via. The second clearance is larger in size than the first clearance to match the impedance of the via as closely as possible with the impedance of a signal line the via is electrically connected to.

Tailoring via impedance on a circuit board

A circuit board includes first and second reference plane layers. A first decoupling capacitor is mounted to a surface of the first reference plane layer, and a second decoupling capacitor is mounted to a surface of the second reference plane layer. Vias extend generally along a first direction through the circuit board. The first and second decoupling capacitors are aligned generally along the first direction to increase an amount of space through which the vias are extendable.

Providing decoupling capacitors in a circuit board

A circuit board includes an assembly having first and second power reference plane layers, and an insulator layer between the first and second power reference plane layers. Discrete decoupling capacitors are further provided with the assembly. Additional layers are provided above and below the assembly.

Method of forming a capacitor assembly in a circuit board

A circuit board includes multiple segments, with a first segment having plural signal layers and a second segment having plural signal layers. Signal paths provided by signal layers of the first segment exhibit higher speed signal transmission capability than signal paths provided by the signal layers of the second segment.

Circuit board having segments with different signal speed characteristics

A circuit board includes multiple signal layers, in which signal lines are routed, and power reference plane layers, in which power reference planes (e.g., power supply voltage or ground) are provided. Vias are passed through at least one signal layer and at least one power reference plane layer, or alternatively, vias are passed through at least two power reference plane layers. In one arrangement, a first clearance is defined around the via at the signal layer and a second clearance is defined around the via at the power reference plane layer. The second clearance is larger in size than the first clearance to match or tailor the impedance of the via as closely as possible with the impedance of the signal line that the via is electrically connected to. In another arrangement, clearances around vias at different power reference plane layers are selected to have different sizes to enhance the ability of one of the power reference plane layers (the one with a smaller clearance size) to carry a higher current level.

Enhancing signal path characteristics in a circuit board

A supplemental shield is used to cover a radiation leakage path through a chassis of the system. The supplemental shield is attached to at least one surface in the system to cover the radiation leakage path. In one arrangement, the supplemental shield has an adhesive portion to attach the supplemental shield to the at least one surface.

Providing shields for systems

A method and apparatus to provide a shield assembly for a connector, with the shield assembly having a cover to enclose the connector and a neck portion adapted to surround an outer surface of a portion of the cable. An inner surface of the neck portion makes contact with the outer surface of the cable. When the cable carries a high frequency signal, a capacitive impedance is provided between the neck portion and an outer shield of the cable to reduce electromagnetic signal leakage. Alternatively, the neck portion can make electrical contact with the cable shield, either by use of elements protruding from the inner surface of the neck portion or by removing an insulating jacket of the cable.

Providing shields to reduce electromagnetic interference from connectors

Reducing noise effects in circuit boards

A test mechanism includes test equipment to measure frequency-domain data, such as scattering or S parameters. The S parameters are transformed to a different type of network parameters, such as transmission or T parameters. Contributions of test fixtures can be easily removed for the overall T-parameter matrix of a device under test connected in cascade with the test fixture. The test mechanism provides accurate measurement of a device under test represented by a multi-port (greater than two ports) network that is cascaded with another multi-port network representing the test fixture.

Characterizing multi-port cascaded networks

A shield for fiber optic connectors and cables is provided. This shield minimizes the effects of EMI (electromagnetic interference) either radiating from or radiating into an electronic enclosure. Embodiments include this shield as an integral part of the enclosure chassis, a separate shield, or integrated into the fiber optic cable and connector.

Growing community of inventors

Poway, CA, United States of America

James Leo Knighten