Texas Instruments Corporation

James Bridgwater

Robert W Milhaupt

James J Walsh

Joseph Joe

Ling Cen

Kazumi Haijima

A computer system (6,7) includes first and second I/O circuits (932, 934, 51, 97), first and second buses (904, 83) respectively coupled to the first and second I/O circuits (932, 934, 51, 97), a memory (106), a third bus (104) coupled to the memory (106), and first and second bus interface circuits (902, 6920) connected between the third bus (104) and the first and second buses (904, 83) respectively. A direct memory access (DMA) controller (910) is coupled to the first bus (904) and to the first bus interface circuit (902), and a serial communications circuit (7010, 6910, 7020) is connected between the DMA controller (910) and the second bus interface circuit (6920). As an example, in the present invention a single DMA controller may be used to provide DMA capability to both a notebook computer and a docking station, using an interface between the notebook computer and the docking station to transfer DMA related information between the DMA controller and a requesting device in the docking station. Other devices, systems and methods are also disclosed.

Structure and method of performing DMA transfers between memory and I/O

An integrated circuit (110) includes, on a single chip, distinct supply voltage terminals and internal on-chip supply conductors connected respectively thereto, including a ground terminal (GND) and terminals for first and second supply voltages (VCC3, VCC5), and a terminal for a selectable supply voltage (VCCDK) and also has a power-good terminal (PWRGOOD5). A plurality of peripheral control circuits (910, 938, 932) are connected by an on-chip internal bus (904). The peripheral control circuits (910, 938, 932) connect to different ones of the internal on-chip supply conductors for operation on the first and second supply voltages (VCC3, VCC5), and the selectable supply voltage (VCCDK). Reset circuitry (2390) is provided for at least one of the peripheral control circuits. A control latch (PMU.sub.-- CNTRL) has a bit (VCCDRV5V) to which the reset circuitry (2390) is responsive. The reset circuitry (2390) provides resets for the at least one of the peripheral control circuits (IDERST, FDDRST) as a function of a voltage at the power-good terminal (PWRGOOD5). Other devices, systems and methods are also disclosed.

Systems, circuits and methods for mixed voltages and programmable

A computer system (6,7) includes first and second I/O circuits (932, 934), first and second buses (904, 83) respectively coupled to the first and second I/O circuits (932, 934), a memory (106), a third bus (104) coupled to the memory (106), and first and second bus interface circuits (902, 6920) connected between the third bus (104) and the first and second buses (904, 83) respectively. A direct memory access (DMA) controller (910) is coupled to the first bus (904) and to the first bus interface circuit (906), and a serial communications circuit (7010, 6910, 7020) is connected between the DMA controller (910) and the second bus interface circuit (6920). As an example, in the present invention a single DMA controller may be used to provide DMA capability to both a notebook computer and a docking station, using an interface between the notebook computer and the docking station to transfer DMA station. Other devices, systems and methods are also disclosed.

Computer system and an electronic circuit utilizing a single DMA

A computer system (6,7) includes first and second I/O circuits (932, 934), 51, 97 first and second buses (904, 83) respectively coupled to the first and second I/O circuits (932, 934), 51, 97 a memory (106), a third bus (104) coupled to the memory (106), and first and second bus interface circuits (902, 6920) connected between the third bus (104) and the first and second buses (904, 83) respectively. A direct memory access (DMA) controller (910) is coupled to the first bus (904) and to the first bus interface circuit (902), and a serial communications circuit (7010, 6910, 7020) is connected between the DMA controller (910) and the second bus interface circuit (6920). As an example, in the present invention a single DMA controller may be used to provide DMA capability to both a notebook computer and a docking station, using an related information between the DMA controller and a requesting device in the docking station. Other devices, systems and methods are also disclosed.

Method and apparatus for implementing a single DMA controller to perform

A computer system has an integrated circuit including a single-chip integrated circuit including an external-to-internal bus interface circuit coupled to external pins for connection to an external bus, and an on-chip internal bus coupled to the external-to-internal bus interface circuit and having a plurality of at-least-sixteen bit data paths including first and second such data paths. A parallel port on-chip is coupled to the on-chip internal bus and to both the first and second data paths therein. An interface circuit is coupled between the first and second data paths, wherein the first data path is connected to reflect the state of external inputs to the on-chip internal bus and of any internally generated second data path outputs to be sent externally, and wherein when the second data path carries internally generated signals to internal destinations, the states of the first and second data paths differ. Other circuits, systems and methods are also disclosed.

Split data path fast at-bus on chip circuits systems and methods

An electronic device (PPU 110) includes a data source (7201) supplying data and successive control signals indicative of valid-data, wherein transitions occur in the data during intervals between the signals indicative of valid-data, and a selector (7205) having a first input connected to the data source (7201), and a second input (7214), and an output. A circuit (7207) is connected to the output of the selector (7205) to receive data from the data source (7201) via the selector (7205). A source of a quieting signal (7220) is connected to the second input (7214), and the selector (7205) is responsive to the control signals (7206) to select the quieting signal (7220) during at least a portion of the interval between the signals indicative of valid data, and to select the data source in response to at least some of the successive control signals indicative of valid-data. Other devices, systems and methods are also disclosed.

System management mode circuits systems and methods

System management mode circuits, systems and methods

An electronic device (PPU 110) includes a data source (7201) supplying data and successive control signals indicative of valid-data, wherein transitions occur in the data during intervals between the signals indicative of valid-data, and a selector (7205) having a first input connected to the data source (7201), and a second input (7214), and an output. A circuit (7207) is connected to the output of the selector (7205) to receive data from the data source (7201) via the selector (7205). A source of a quieting signal (7220) is connected to the second input (7214), and the selector (7205) is responsive to the control signals (7206) to select the quieting signal (7220) during at least a portion of the interval between the signals indicative of valid data, and to select the data source in response to at least some of the successive control signals indicative of valid-data. Other devices, systems and methods are also described.

Growing community of inventors

Lanark, United Kingdom

James Bridgwater