International Business Machines Corporation

Marvell Asia Pte., Ltd.

James A Svarczkopf

Sebastian Theodore Ventrone

Michael Richard Ouellette

Igor Arsovski

Eric D Hunt-Schroeder

Jeffery Howard Oppold

Daved J Wager

The present disclosure relates to a structure including a first delay path circuit which is configured to receive an input signal and is connected to a complement transistor of a twin cell transistor pair through a complement bitline signal, a second delay path circuit which is configured to receive the input signal and is connected to a true transistor of the twin cell transistor pair through a true bitline signal, and a logic circuit which is configured to receive a first output of the first delay path circuit and a second output of the second delay path circuit and output a data output signal.

Sensing circuits for charge trap transistors

A precharge wordline decoder is disclosed that comprises a first logic circuit that receives a first clock signal from a clock driver for enabling the discharge element within the first logic circuit. The wordline decoder further comprises a delay circuit for generating a predetermined delayed clock signal from the first clock signal, the delayed clock signal being locally-controlled. A second logic circuit of the wordline decoder receives the delayed clock signal for controlling wordline driver elements. The first logic circuit also receives the delayed clock signal for disabling the precharge elements of the decoder.

Precharged wordline decoder with locally-controlled clock

Growing community of inventors

Essex Junction, VT, United States of America

James A Svarczkopf