Silicon Graphics, Incorporated

James A Stuart Fiske

David Edward McCracken

Allan Christie

Leonard Mark Widra

A method for minimizing ECC bits in variable sized data formats is provided that comprises determining the number of ECC bits needed for each of a plurality of data formats and creating a common data representation for using a single implementation of error detection and correction logic for all of the plurality of data formats. The method then chooses an ECC matrix and default values for unused data bits in the common data representation such that any ECC bits beyond the minimum required for that sized data format will have known values thereby allowing smaller data formats to go through the error detection and correction logic using the common data representation. The method then retrieves a data entry having one of the plurality of data formats and formats the data entry into the common data representation. The method then populates unused bits in the common data representation with default values that are chosen to provide known values for any ECC bits that are only needed for larger data formats thereby minimizing the number of ECC bits stored in each of the plurality of data formats. Errors are detected and corrected in the common data representation.

System and method for minimizing error correction code bits in variable sized data formats

A method for controlling memory page migration in a parallel processor computer ( ) is provided that comprises requesting access to a memory page ( ) by a requester processor ( ). The method then determines whether the requester processor ( ) is a local processor or a remote processor. The method then increments a local access counter ( ) and identifies the local access counter ( ) as an incremented counter in response to determining that the requester processor ( ) is a local processor. If the requester processor ( ) is determined to be a remote processor, the method increments a remote access counter ( ) and identifies the remote access counter ( ) as the incremented counter. The method next sets a threshold processing indicator to a positive value if the incremented counter exceeds a value threshold ( ) or if a difference between the local access counter ( ) and the remote access counter ( ) exceeds a difference threshold ( ). The method then generates a system interrupt in response to a positive threshold processing indicator.

System and method for memory page migration in a multi-processor computer

A memory protection system for shared memory in a multiprocessor computer is provided that comprises a multiprocessor computer ( ) having a plurality of processor regions and a plurality of memory pages ( ). Each processor region includes one or more processors ( ). Each processor ( ) includes a cache ( ), and each memory page ( ) includes one or more cache lines ( ) for coupling to the cache ( ) of processors ( ) within the plurality of processor regions using the memory page ( ). Each memory page ( ) includes a set of protection bits ( ) associated with each processor region in the plurality of processor regions. The set of protection bits ( ) includes an acquire protection bit ( ) for each processor region in the plurality of processor regions. The acquire protection bit ( ) determines whether the associated processor is enabled to perform acquire operations on the memory page ( ). The set of protection bits ( ) also includes a release protection bit ( ) for each processor region in the plurality of processor regions. The release protection ( ) determines whether the associated processor is enabled to perform release operations on the memory page ( ).

Growing community of inventors

Palo Alto, CA, United States of America

James A Stuart Fiske