Skhynix Inc.

Korea Advanced Institute of Science and Technology

Jaemin Jang

Wongyu Shin

Leesup Kim

Yongkee Kwon

Youngsuk Moon

A memory system may include: a memory controller; a plurality of ranks; and a rank shared bus configured to couple the memory controller and the plurality of ranks. Each of the plurality of ranks may include: a plurality of banks; a rank bus coupled to the plurality of banks and configured to selectively transmit data to the rank shared bus or an intermediate buffer and selectively receive data from the rank shared bus or the intermediate buffer; and an intermediate buffer configured to be selectively coupled to the rank bus or the rank shared bus, according to a first signal from the memory controller.

Growing community of inventors

Seoul, South Korea

Jaemin Jang