Micron Technology Incorporated

Other

Aptina Imaging Corporation

Micron Semiconductor, Inc.

J Mike Brooks

Jerrold L King

Walter L Moden

Kevin H Schofield

Alan G Wood

Larry Duane Kinsman

Kevin G Duesman

Aaron M Schoenfeld

Timothy J Allen

Manny K F Ma

Tongbi T Jiang

Methods for forming and attaching covers to microelectronic imaging units, packaging microelectronic imagers at the wafer level, and microelectronic imagers having covers that protect the image sensor are disclosed herein. In one embodiment, a method includes providing a first substrate having a plurality of covers, the covers including windows comprising regions of the first substrate and stand-offs projecting from the windows. The method continues by providing a second substrate having a plurality of microelectronic dies with image sensors, integrated circuits electrically coupled to the image sensors, and terminals electrically coupled to the integrated circuits. The method includes assembling the covers with corresponding dies so that the windows are aligned with corresponding image sensors and stand-offs contact corresponding dies inboard of the terminals and outboard of the image sensors. The first substrate is then cut to singulate the individual covers, after which the second substrate is cut to singulate individual imaging units.

Covers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagers

Packaged microelectronic devices and methods for packaging microelectronic devices are disclosed herein. In one embodiment, a method of packaging a microelectronic device including a microelectronic die having a first side with a plurality of bond-pads and a second side opposite the first side includes forming a recess in a substrate, placing the microelectronic die in the recess formed in the substrate with the second side facing toward the substrate, and covering the first side of the microelectronic die with a dielectric layer after placing the microelectronic die in the recess. The substrate can include a thermal conductive substrate, such as a substrate comprised of copper and/or aluminum. The substrate can have a coefficient of thermal expansion at least approximately equal to the coefficient of thermal expansion of the microelectronic die or a printed circuit board.

Packaged microelectronic devices and methods for packaging microelectronic devices

A semiconductor die includes a metal layer deposited thereon for enhancing adhesion between the die and a mold compound package. The metal layer is substantially oxide free. The die is coated with a layer or layers of copper (Cu) and/or palladium (Pd) by electroplating or electroless coating techniques. The metal layer provides a uniform wetting surface for better adhesion of the die with the mold compound packaging during encapsulation. The increased adhesion reduces the delamination potential of the die from the package.

Adhesion enhanced semiconductor die for mold compound packaging

A method and apparatus for coupling a semiconductor die to terminals of a die package in which the die is housed. The apparatus comprises a die having first and second terminals. A first conductive member is elongated between a first end portion and a second end portion thereof such that the second end portion is proximate to the first terminal. A second conductive member is elongated between a first end portion and second end portion thereof such that the second end portion of the second conductive member is proximate to the second terminal of the die and the second conductive member is generally parallel to the first conductive member. The second end portions of the first and second conductive members may be coupled with conductive couplers to the first and second die terminals, respectively. The conductive members and conductive couplers may be sized and shaped to produce a selected capacitance and/or a selected impedance at the die terminals. The first and second conductive members may each have an intermediate portion between the first and second end portions thereof that is narrower than the second end portions thereof, and the conductive members may be staggered by axially offsetting the second end portion of the second conductive member from the second end portion of the first conductive member.

Method and apparatus for coupling a semiconductor die to die terminals

An integrated circuit including a fabricated die having a cyanate ester buffer coating material thereon. The cyanate ester buffer coating material includes one or more openings for access to the die. A package device may be connected to the die bond pads through such openings. Further, an integrated circuit device is provided that includes a fabricated wafer including a plurality of integrated circuits fabricated thereon. The fabricated wafer has an upper surface with a cyanate ester buffer coating material cured on the upper surface of the fabricated integrated circuit device. Further, a method of producing an integrated circuit device includes providing a fabricated wafer including a plurality of integrated circuits and applying a cyanate ester coating material on a surface of the fabricated wafer. The application of cyanate ester coating material may include spinning the cyanate ester coating material on the surface of the fabricated wafer to form a buffer coat.

Integrated circuit device having cyanate ester buffer coat and method of fabricating same

A semiconductor die includes a metal layer deposited thereon for enhancing adhesion between the die and a mold compound package. The metal layer is substantially oxide free. The die is coated with a layer or layers of copper (Cu) and/or palladium (Pd) by electroplating or electroless coating techniques. The metal layer provides a uniform wetting surface for better adhesion of the die with the mold compound during encapsulation. The increased adhesion reduces the delamination potential of the die from the package.

Method of forming an integrated circuit device having cyanate ester buffer coat

A method for forming a semiconductor device comprises the steps of providing a semiconductor die having a plurality of pads thereon with at least one bond wire electrically coupled with one of the pads and providing a holder having a cavity therein. The die is placed in the cavity, then a layer of encapsulation is formed within the cavity to cover the die. Subsequently, the encapsulated die is removed from the cavity.

Growing community of inventors

Caldwell, ID, United States of America

J Mike Brooks