Advanced Micro Devices Corporation

Ati Technologies Ulc

Ivan Yanfeng Wang

Benjamin Tsien

Kevin Michael Lepak

John P Petry

Richard Martin Born

Eric Christopher Morton

Bryan P Broussard

Michael J Tresidder

Ann M Ling

Systems, apparatuses, and methods for reducing chiplet interrupt latency are disclosed. A system includes one or more processing nodes, one or more memory devices, a communication fabric coupled to the processing unit(s) and memory device(s) via link interfaces, and a power management unit. The power management unit manages the power states of the various components and the link interfaces of the system. If the power management unit detects a request to wake up a given component, and the link interface to the given component is powered down, then the power management unit sends an out-of-band signal to wake up the given component in parallel with powering up the link interface. Also, when multiple link interfaces need to be powered up, the power management unit powers up the multiple link interfaces in an order which complies with voltage regulator load-step requirements while minimizing the latency of pending operations.

Reducing chiplet wakeup latency

Growing community of inventors

Markham, Canada

Ivan Yanfeng Wang