Intel Corporation

Islam Derhalli

Varghese George

Sanjeev S Jahagirdar

Mathew B Nazareth

Kedar Mangrulkar

An embodiment of the present invention includes a standby clock generator and a selector. The standby clock generator generates a standby clock synchronous to a core clock. The core clock is generated by a core clock generator during a normal operation mode. The core clock generator stops the core clock during a frequency transition. The selector generates a processor clock from the standby clock during the frequency transition from the normal operation mode according to a selector control signal.

Growing community of inventors

Folsom, CA, United States of America

Islam Derhalli