Nxp B.v.

Idrissa Cissé

Eduard Ferdinand Stikvoort

Mihai Adrian Tiberiu Sanduleanu

A latch circuit comprising, a differential input with a non-inverting input (D+) and an inverting input (D&#x2212;). The latch further comprises a differential output with a non-inverting output (Q+) and an inverting output (Q&#x2212;). One of the outputs (Q&#x2212;) is coupled to one of the inputs input (D+) having an opposite polarity. The latch further comprises a control input for receiving a control signal (V) for determining a threshold for an input signal (In) such that if the input signal is at larger than the threshold the non-inverting output is in a HIGH logic state and in a LOW state if the input signal is smaller than the threshold.

Growing community of inventors

L'Hay les Roses, France

Idrissa Cissé