Semiconductor Technology Academic Research Center

Other

Nippon Precision Circuits Inc.

Idaku Ishii

Masatoshi Ishikawa

Takashi Komuro

Shingo Kagami

Atsushi Yoshida

Yoshihiro Nakabo

A semiconductor integrated circuit device, having a plurality of processing elements accommodated on a single semiconductor chip, has a latch circuit and a selecting circuit. The latch circuit is provided at an output of each of the processing elements. The selecting circuit selects an input source from a group consisting of upper, lower, left, and right processing elements and a zero signal.

Semiconductor integrated circuit device having a plurality of photo detectors and processing elements

A semiconductor integrated circuit device is provided which has a plurality of photo detector circuits and a plurality of processing elements. Each of the photo detector circuits includes a comparing circuit, which compares an output of a photo detector element with a reference voltage. A/D conversion is performed by counting the elapsed time until the output of the photo detector element drops below the reference voltage, and a level of the reference voltage as a function of time to be applied to the comparing circuit and time intervals of the counting are uniquely determined based on given quantization intervals of an amount of current generated by the photo detector element. In addition, the photo detector elements may be reset locally based on the result of the corresponding processing element.

Semiconductor integrated circuit device having photo detector circuits, processing elements, and comparing circuits which compare the output of a photo detector element with a reference voltage

An image detection processor of the present invention enhances the processing speed of the calculation of the center of gravity or the like of a target with a simple constitution. The image detection processor arranges a plurality of image detection processing elements-to-on a plane. Each image detection processing element includes an adder circuitwhich converts an output of a photoelectric conversion partinto digital signals and can receive the digital signals as an input in a matrix form. Cumulative adders are constituted by connecting the adder circuitsfor respective rows. Series adders-to-which are connected in series respectively receive outputs of final stages of cumulative adders of respective rows as inputs and can cumulatively add these outputs. The digital signals are selectively inputted to the cumulative adders using a row decoderand a column decoderand processed data of an image detected by photoelectric conversion partsof a plurality of image detection processing elements are outputted from the series adder-. Due to such a constitution, the processed data necessary for an image processing such as the calculation of the center of gravity can be produced at the time of transferring data thus realizing rapid processing.

Image detection processor

Growing community of inventors

Koganei, Japan

Idaku Ishii