Samsung Electronics Co., Ltd.

Hye-Yeon Yang

Sung-Jun Kim

Jong-shin Shin

Won-Jae Joo

Kwang-Chun Choi

Yong-Sik Jung

Byung-Hyun Lim

Woo-Chul Jung

Hyeon-Ho Choi

Jhun-Mo Son

Ho-Suk Kang

A hybrid clock data recovery circuit includes a linear phase detector configured to generate a recovered data signal by sampling an input data signal in response to a clock signal, and to generate up and down signals having a pulse width difference that is linearly proportional to a phase difference between the input data signal and the clock signal. An arbiter is configured to generate a bang-bang up signal representing that a phase of the input data signal leads a phase of the clock signal and a bang-bang down signal representing that the phase of the clock signal leads the phase of the input data signal based on the up and down signals. A digital loop filter is configured to generate a digital control code based on the bang-bang up and down signals. A digitally controlled oscillator is configured to generate an oscillating frequency of the clock signal in response to the digital control code, and to adjust the oscillating frequency of the clock signal in response to the up and down signals.

Hybrid clock data recovery circuit and receiver

Growing community of inventors

Suwon-si, South Korea

Hye-Yeon Yang