Cornell University

Huili Grace Xing

Debdeep Jena

Kazuki Nomoto

Samuel James Bader

Vladimir Protasenko

Reet Chaudhuri

Shyam Bharadwaj

Sm Islam

Zongyang Hu

Wenshen Li

Len Van Deurzen

Kevin Lee

Henryk Turski

Alexander Austin Chaney

Austin Hickman

Jena Debdeep

Jai Verma

A method for achieving voltage-controlled gate-modulated light emission using monolithic integration of fin- and nanowire- n-i-n vertical FETs with bottom-tunnel junction planar InGaN LEDs is described. This method takes advantage of the improved performance of bottom-tunnel junction LEDs over their top-tunnel junction counterparts, while allowing for strong gate control on a low-cross-sectional area fin or wire without sacrificing LED active area as in lateral integration designs. Electrical modulation of 5 orders, and an order of magnitude of optical modulation are achieved in the device.

Bottom tunnel junction light-emitting field-effect transistors

Described herein are the design and fabrication of Group III trioxides, such as β-GaO, trench-MOS barrier Schottky (TMBS) structures with high voltage (>1 kV), low leakage capabilities, while addressing on the necessary methods to meet the requirements unique to Group III trioxides, such as β-GaO.

High voltage gallium oxide (GaO) trench MOS barrier schottky and methods of fabricating same

A High Electron Mobility Transistor (HEMT) device can include an AlN buffer layer on a substrate and an epi-GaN channel layer on the AlN buffer layer. An AlN barrier layer can be on the Epi-GaN channel layer to provide a channel region in the epi-GaN channel layer. A GaN drain region can be recessed into the epi-GaN channel layer at a first end of the channel region and a GaN source region can be recessed into the epi-GaN channel layer at a second end of the channel region opposite the first end of the channel region. A gate electrode can include a neck portion with a first width that extends a first distance above the AlN barrier layer between the GaN drain region and the GaN source region to a head portion of the gate electrode having a second width that is greater than the first width.

RF high-electron-mobility transistors including group III-N stress neutral barrier layers with high breakdown voltages

III-Nitride heterostructures with low p-type sheet resistance and III-Nitride heterostructure devices with gate recess and devices including the III-Nitride heterostructures are disclosed.

High-voltage p-channel FET based on III-nitride heterostructures

A device that includes a metal(III)-polar III-nitride substrate having a first surface opposite a second surface, a tunnel junction formed on one of the first surface or a buffer layer disposed on the first surface, a p-type III-nitride layer formed directly on the tunnel junction, and a number of material layers; a first material layer formed on the p-type III-nitride layer, each subsequent layer disposed on a preceding layer, where one layer from the number of material layers is patterned into a structure, that one layer being a III-nitride layer. Methods for forming the device are also disclosed.

Platforms enabled by buried tunnel junction for integrated photonic and electronic systems

The long-missing polarization-induced two-dimensional hole gas is finally observed in undoped Group III nitride semiconductor structures and in undoped Group II or Group III oxide semiconductor structures. Experimental results providing unambiguous proof that a 2D hole gas in GaN grown on AlN does not need acceptor doping, and can be formed entirely by the difference in the internal polarization fields across the semiconductor heterojunction are presented.

Polarization-induced 2D hole gases for high-voltage p-channel transistors

A DUV-LED including a bottom substrate, a n-contact/injection layer formed on the bottom substrate, a p-contact region, and an emitting active region between the n-contact/injection layer and the contact region. The emitting active region includes at least one GaN quantum heterostructure. The at least one GaN quantum heterostructures is sized and shaped to determine a certain emission wavelength. Preferably, the certain emission wavelength is in a range of approximately 219-280 nm. In one embodiment, the size is controlled by precisely controlling parameters selected from the group consisting of: an epitaxial deposition time; a Ga/N ratio; a thermal annealing time; a temperature during deposition; and combinations thereof.

Light emitting diodes using ultra-thin quantum heterostructures

A polarization field assisted DUV-LED including a bottom substrate and a n-contact/injection layer formed on the bottom substrate. The n-contact/injection layer includes: a first region for accommodating strain relaxation; a second region for lateral access with a low sheet resistance and higher conductivity compared to the first region to minimize resistive losses and heat generation; and a third region of a graded vertical injection layer with low vertical resistance to minimize heat loss due to vertical resistance. The DUV-LED also includes a p-contact region, and an emitting active region between the n-contact/injection layer and the p-contact region. The injection of electrons and holes into quantum wells proceeds due to tunneling of electrons and holes under the barriers due to less than 2 nm thickness of barriers. This carrier injection lowers the Turn ON voltage of LEDs and reduces heat generation.

Growing community of inventors

Ithaca, NY, United States of America

Huili Grace Xing