Southeast University

Huafang Sun

Longxing Shi

Weiwei Shan

Chaoxuan Tian

Disclosed is an error recovery circuit facing a CPU assembly line, comprising: on-chip monitoring circuits (), an error signal statistics module (), a voltage frequency control module (), an error recovery control module (), an in-situ error recovery module () and an upper-layer error recovery module (), wherein each of the on-chip monitoring circuits () is integrated at the end of each stage of assembly lines of the previous N&#x2212;1 stages of assembly lines of a CPU kernel with an N-stage assembly line structure, so as to monitor the time sequence information about each clock period of an operating circuit, wherein N is a positive integer which is greater than or equal to 3 and less than 20. The present invention provides the on-line time sequence monitoring on the CPU kernel with N stages of assembly lines to search for the lowest possible operating voltage of the circuit, and to reduce the margin of the operating voltage reserved for the circuit in the design stage, thereby significantly reducing the power consumption of the circuit and improving the energy efficiency of the circuit.

Growing community of inventors

Jiangsu, China

Huafang Sun