Qualcomm Incorporated

Hsiu C Ma

Thomas E Little

Li Qiu

Xiang Matthew Song

Frederick C Jen

Hsiaohui Wu

Calvin V Ho

A system and method to select a gate to be modified as a test isolation gate is disclosed. In a particular embodiment, a method includes, after a layout phase of generating a design of a circuit, receiving timing information related to the design of the circuit. The method also includes selectively identifying at least one gate of a combinational logic portion of the design of the circuit to be modified to respond to a test enable signal, the at least one gate identified at least partially based on the timing information. The method also includes modifying the at least one gate. The at least one modified gate is fixed at a constant level during a test mode and is dynamically changeable during a functional mode of operation of the circuit.

Growing community of inventors

Santa Clara, CA, United States of America

Hsiu C Ma