Kore Semiconductor Co., Ltd.

Socle Technology Corp.

Hsiang-Hua Lu

Ching-Yu Ni

Ying-Chieh Pan

Young-Way Liu

Chi-Ting Huang

A biochip packaging structure includes a chip packaging layer, a redistribution layer, and a microfluidic channel. The chip packaging layer includes a resin layer including a biochip and a conductive pillar located on each of two sides of the biochip. The biochip includes a first surface flush with and exposed out of a side of the resin layer. A first end of the conductive pillar is flush with a side of the resin layer opposite the biochip. A second end of the conductive pillar is flush with the first surface of the biochip. The redistribution layer includes a metal winding electrically coupled to the biochip and the adjacent conductive pillar. The metal winding includes a first winding portion coupled to the biochip and a second winding portion coupled between the first winding portion and the conductive pillar. The second winding portion is parallel to the first surface.

Biochip packaging structure

A package structure includes a first chip, a first redistribution layer, a second chip, a second redistribution layer, a third redistribution layer, a carrier, and a first molding compound layer. The first redistribution layer is arranged on a surface of the first chip. The second redistribution layer is arranged on a surface of the second chip. The third redistribution layer interconnects the first redistribution layer and the second redistribution layer. The carrier is arranged on a side of the third redistribution layer away from the first redistribution layer and the second redistribution layer. The first molding compound layer covers the first chip, the first redistribution layer, the second chip, and the second redistribution layer. A manufacturing method is also disclosed.

Package structure and manufacturing method thereof

A fan-out packaging structure includes a redistribution layer and a positioning sheet formed on the redistribution layer. The positioning sheet defines at least one opening penetrating opposite sides of the positioning sheet. At least one chip is mounted in the at least one opening. The redistribution layer comprises at least one conductive circuit. The at least one chip is electrically coupled to a corresponding one conductive circuit.

Fan-out packaging structure and method of making same

A chip packaging structure with better reliability includes a first protective layer, a redistribution layer formed on the first protective layer, at least one chip electrically connected to the redistribution layer, and an encapsulating layer covering the redistribution layer, the chip, and the side surfaces of the first protective layer. The first protective layer comprises an exposed surface and at least four side surfaces each connected to the exposed surface. A plurality of second openings is defined in the second protective layer, and a portion of the redistribution layer is exposed from the plurality of second openings.

Growing community of inventors

Taipei, Taiwan

Hsiang-Hua Lu