University of Texas System

Alibaba Group Holding Limited

Hongyu Liu

Tongping Liu

Sam Silvestro

Hongzhong Zheng

Lide Duan

Dimin Niu

Yen-kuang Chen

Shuangchen Li

Tianyi Liu

Jinpeng Zhou

The techniques described herein may provide techniques for precise and fully-automatic on-site software failure diagnosis that overcomes issues of existing systems and general challenges of in-production software failure diagnosis. Embodiments of the present systems and methods may provide a tool capable of automatically pinpointing a fault propagation chain of program failures, with explicit symptoms. The combination of binary analysis, in-situ/identical replay, and debugging registers may be used together to simulate the debugging procedures of a programmer automatically. Overhead, privacy, transparency, convenience, and completeness challenges of in-production failure analysis are improved, making it suitable for deployment uses.

Watcher: precise and fully-automatic on-site failure diagnosis

Memory allocation techniques may provide improved security and performance. A method may comprise mapping a block of memory, dividing the block of memory into a plurality of heaps, dividing each heap into a plurality of sub-heaps, wherein each sub-heap is associated with one thread of software executing in the computer system, dividing each sub-heap into a plurality of bags, wherein each bag is associated with one size class of objects, creating an allocation buffer and a deallocation buffer for each bag, storing a plurality of objects in at least some of the bags, wherein each object is stored in a bag having size class corresponding to a size of the object, storing in the allocation buffer of each bag information relating to available objects stored in that bag, and storing in the deallocation buffer of each bag information relating to freed objects that were stored in that bag.

Guarder: an efficient heap allocator with strongest and tunable security

The devices within an inter-device processing system maintain data coherency in the last level caches of the system as a cache line of data is shared between the devices by utilizing a directory in one of the devices that tracks the coherency protocol states of the memory addresses in the last level caches of the system.

Inter-device processing system with cache coherency

A cache coherency mode includes: in response to a read request from a device in the host-device system for an instance of the shared data, sending the instance of the shared data from the host device to that device; and, in response to write request from a device, storing data associated with the write request in the cache of the host device. Shared data is pinned in the cache of the host device, and is not cached in any of the other devices in the host-device system. Because there is only one cached copy of the shared data in the host-device system, the devices in that system are cache coherent.

Cache coherency for host-device systems

The techniques described herein may provide deadlock detection and prevention with improved performance and reduced overhead over existing systems. For example, in an embodiment, a method for improving performance of software code by preventing deadlocks may comprise executing software code in a computer system comprising a processor, memory accessible by the processor, and program instructions and data for the software code stored in the memory, the program instructions executable by the processor to execute the software code, logging information relating to occurrence of deadlock conditions among threads in the executing software code, detecting occurrence of deadlock conditions in the software code based on the logged information, and modifying the software code or data used by the software code so as to prevent occurrence of at least one detected deadlock condition.

Defeating deadlocks in production software

The techniques described herein may include memory allocation techniques that provide improved security and performance. In embodiments, a method implemented in a computer system may include a processor and a memory, the method may comprise mapping a block of memory, dividing the block of memory into a plurality of heaps, dividing each heap into a plurality of sub-heaps, wherein each sub-heap is associated with one thread of software executing in the computer system, dividing each sub-heap into a plurality of bags, wherein each bag is associated with one size class of objects, and storing a plurality of objects in at least some of the bags, wherein each object is stored in a bag having size class corresponding to a size of the object.

Growing community of inventors

Sunnyvale, CA, United States of America

Hongyu Liu