Samsung Electronics Co., Ltd.

Hong-Seong Son

Sang-rok Hah

Byung-Lyul Park

Moo-Yong Park

Jong-Won Lee

Jung-Hwan Oh

Ja-Eung Koo

Sung-Bae Lee

Duk-Ho Hong

Jong-Gyoon Kim

Ja-Hyung Han

Sang-min Lee

Kyung-Hyun Kim

Mi-young Kim

Il-Goo Kim

Hyo-Jong Lee

Jun-hwan Oh

Ju-hyuck Chung

Chang-Hyeon Nam

Jun-Hwan Oh

Ja-hyung Han

Sang-cheol Han

Ui-hyoung Lee

Tai-hyoung Kim

Jeong-Wook Hwang

Sang-Rok Ha

Yi-Gwon Kim

In-Ryong Kim

Polishing pads are provided that include a substrate for a polishing pad and a plurality of spaced apart members on the substrate and protruding from the substrate. The plurality of members include at least one abrasive layer and at least one chemical additive layer. Related methods of fabricating polishing pads are also provided herein.

Polishing pads including slurry and chemicals thereon and methods of fabricating the same

A contact structure includes a lower conductive pattern disposed on a predetermined region of a semiconductor substrate. The lower conductive layer has a concave region at a predetermined region of a top surface thereof. An embedding conductive layer fills the concave region. The top surface of the embedding conductive layer is placed at least as high as the height of the flat top surface of the lower conductive pattern. A mold layer is disposed to cover the semiconductor substrate, the lower conductive pattern and the embedding conductive layer. An upper conductive pattern is arranged in an intaglio pattern. The intaglio pattern is disposed in the mold layer to expose a predetermined region of the embedding conductive layer.

Contact structure of semiconductor devices and method of fabricating the same

An inductor for a system-on-a-chip and a method for manufacturing the inductor are disclosed. The inductor comprises a conductive line formed by connecting a plurality of conductive patterns grown from a seed layer formed on a lower wiring. The method comprises using an electrolytic plating process or an electroless plating process to grow the plurality of adjacent conductive patterns from the seed layer until they become connected. The method also enables adjusting the height and width of the conductive line to desired levels.

Inductor for a system-on-a-chip and a method for manufacturing the same

A method of manufacturing a semiconductor element, includes forming a lower metal wiring layer and an interlayer insulating film on a substrate, forming an opening through the interlayer insulating film, such that the opening is in communication with an upper surface of the lower metal wiring layer, cleaning the opening, forming a metal wiring line protecting film in the opening, such that the metal wiring line protecting film covers the lower metal wiring layer, washing the opening to remove the metal wiring line protecting film, such that a top surface of the lower metal wiring layer is exposed, and drying the substrate.

Method of manufacturing a semiconductor element

Polishing apparatus and related methods employ aligned first and second magnetic field sources to adjust the compressive force and/or pressure applied by a carrier head against a target workpiece (such as a wafer) by selectively and controllably generating a repellant or attractive force between the two magnetic field sources.

Polishing apparatus and related polishing methods

Methods are provided for fabricating a semiconductor device that include the steps of: sequentially forming a metal interconnection and a protecting layer on a semiconductor substrate; forming a contact hole on the protecting layer; isolating the contact hole by forming a molding layer and an etching stop layer stacked thereon; forming a sacrificial layer on the etching stop layer so as to fill the contact hole; forming a photoresist layer with an opening so as to expose the sacrificial layer and such that the opening of the photoresist layer aligns with the contact hole; forming a trench in the molding layer to penetrate the sacrificial layer and the etching stop layer; and performing a wet etching on the semiconductor substrate having the trench to remove the photoresist layer and the sacrificial layer, wherein the wet etching step is performed using an organic compound and fluoride ion-based buffered solution.

Methods of fabricating a semiconductor device using an organic compound and fluoride-based buffered solution

A method for use in manufacturing a semiconductor device includes forming a photoresist pattern on a substrate, performing first etching process in which an initial trench is formed using the photoresist pattern as a mask, and performing second distinct etching process to enlarge the initial trench. Thus, the initial trench can be formed using the photoresist pattern having a stable structure. Thereafter, the trench is enlarged using an etching solution having a composition based on the material in which the initial trench is formed, e.g., a silicon substrate or an insulation film. Therefore, a metal wiring, an isolation film or a contact can be formed in the enlarged trench to desired dimensions.

Method of forming a trench for use in manufacturing a semiconductor device

In a method for filling a hole with a metal, an insulating layer, a first mask layer and a second mask layer are successively formed on a semiconductor substrate. The first and second mask layers are etched using a photoresist pattern to form first and second masks. The first mask layer pattern is selectively etched using an etchant, the first mask layer pattern having a higher etching selectivity than the second layer pattern with respect to the etchant, to form a third mask layer pattern having a broadened opening. The insulating layer is etched using the second mask to form a hole in the insulating layer. A metal layer is formed in the hole and the third opening. The metal layer is planarized to form a metal plug buried in the hole without recesses or voids.

Method for filling a hole with a metal

A cleaning apparatus includes upper and lower nozzle assemblies supplying a cleaning liquid to edge and bottom sections of a semiconductor substrate. The upper nozzle assembly has a first nozzle supplying the cleaning liquid onto the edge section, and second and third nozzles supplying a nitrogen gas for preventing the cleaning liquid from moving into a center portion of the semiconductor substrate. The cleaning liquid supplied to the edge section flows from the edge section towards a side section of the semiconductor substrate due to the rotation of the semiconductor substrate. An ultrasonic wave generator is provided above the edge section for generating ultrasonic waves. The ultrasonic waves are applied to the cleaning liquid supplied onto the edge and bottom sections, thereby improving the cleaning efficiency. The cleaning apparatus has a guide to guide the cleaning liquid supplied to the edge section toward the side section. The cleaning apparatus may effectively remove impurities from the edge, side and bottom sections of the semiconductor substrate.

Cleaning method and cleaning apparatus for performing the same

There is provided a chemical mechanical polishing apparatus, which may include a polishing table rotated by a polishing table motor and having a pad thereon, a carrier head located above the polishing table to be rotatable by the driving of a carrier head motor and having a wafer located under the bottom thereof, a slurry supplier for supplying a slurry to the upper portion of the polishing table, a first polishing end point detector for detecting a polishing end point through the temperature change of the temperature sensor, at least one temperature sensor for detecting the temperature of a polishing region (the wafer, the pad, and the slurry), and a second polishing end point detector for detecting a polishing end point from the changes of load current, voltage, and resistance of the carrier head motor. Further, instead of the second polishing end point detector, an optical signal polishing end point detector may be employed, for detecting the polishing end point by the light illuminated on the wafer and reflected from the wafer.

Chemical mechanical polishing apparatus

In a method and apparatus for polishing a Cu metal layer and a method for forming Cu metal wiring, Cu oxide created by a surface oxidation of a Cu metal layer is removed from the wafer. The Cu metal layer, in which Cu oxide is removed, is polished. By polishing the Cu metal layer using the above method, process failures, such as scratches, caused by the presence of remnants of Cu oxide during subsequent polishing can be prevented.

Method and apparatus for polishing a copper layer and method for forming a wiring structure using copper

A method of fabricating a semiconductor device is provided. The method includes forming an interconnection line over a ssubstrate. The interconnection line functions as a first electrode. A first insulating layer is formed on the substrate including the metal interconnection line. An electrode layer and an oxide layer are formed on the first insulating layer. A photoresist pattern is formed on the oxide layer. The oxide layer and the electrode layer are etched using the photoresist pattern as an etching mask. As a result, a second electrode and an oxide layer pattern, which are stacked, are formed over the interconnection line. At least the electrode layer is etched using a wet etching technique. The photoresist pattern is then removed.

Growing community of inventors

Gyeonggi-do, South Korea

Hong-Seong Son