Fujitsu Corporation

Hitoshi Chida

Shogo Fujimori

Koutarou Nimura

Yoshiyuki Iwakura

Yoshitomo Kumagai

Tendou Hirai

Kazuyoshi Kanei

An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nodes are arranged in the extracted power supply pair, and the nodes of the power supply pair are projected on the power supply islands to which the power supply pair belongs. A mesh region which encloses each node is determined for each power supply island, and impedance (L, R, C) between nodes is calculated. Then, a power supply noise analysis model is created based on the impedance between nodes in each layer, and a capacitance between layers.

Power supply noise analysis model generating method and power supply noise analysis model generating apparatus

The present invention relates to an application program grouping method which specifies a group in a multi-window system, where the group is a combination of application programs which carry out a process by linking with each other, and the multi-window system is capable of simultaneously executing in parallel a plurality of application programs respectively having one or a plurality of conversational or interactive windows that are displayed on a display. The application program grouping method includes the steps of (a) specifying at least two application programs which are to belong to one group, and (b) carrying out a grouping process which automatically generates one group made up of the specified application programs.

Application program grouping method and apparatus

Growing community of inventors

Kawasaki, Japan

Hitoshi Chida