Sicronic Remote Kg, LLC

Other

Stmicroelectronics Pvt. Ltd.

Hitanshu Dewan

Subhasish Ghosh

Embodiments herein discloses a method for competency information management. The method includes receiving an input topic. Further, the method includes causing by the competency profile manager to display a graphical element comprising at least one knowledge cluster of interconnected skills corresponding to the input topic, wherein the at least one knowledge cluster of interconnected skills are dynamically determined from a cluster-based knowledge repository based on a plurality of competency parameters. Furthermore, the method includes generating by the competency profile manager a competency profile by combining the input topic with at least one skill selected from the plurality of interconnected skills and storing the competency profile.

Computer-implemented method and system for competency information management

The present invention relates to a system for reducing the delay during technology mapping in FPGA that comprises locating and replicating the critical fan-in nodes in the mapping logic. Parallel computation is performed on the replicated nodes followed by selection of the output. The delay reduction approach in the present invention gives a highly efficient logic implementation when delay is the prime concern and area can be afforded to be expanded. The technique relies on replicating logic and performing parallel computation on delay critical LUT's.

Technology mapping for programmable logic devices using replicating logic and parallel computations

An improved logic entity with two outputs for efficient adder and other macro implementations providing fast response with reduced area requirements, comprising a first lookup table for generating a first output for the carry out value for a carry-in of zero and a second output for the sum value for a carry-in of one; a second lookup table for generating a first output for the carry out value for a carry-in of one and a second output for the sum value for a carry-in of zero; a first multiplexer is connected to a first input from the first output of the first lookup table and a second input from the first output of the second lookup table; a second multiplexer is connected to a first input from the second output of the first lookup table and a second input from the second output of the second lookup table; thereby, getting two output taps for sum and carry implementation.

Growing community of inventors

Delhi, India

Hitanshu Dewan