Kabushiki Kaisha Toshiba

Unicafe Inc.

Hiroyuki Ohtake

Shigeo Ohshima

Katsumi Abe

Koji Kato

Osamu Hirabayashi

Masahiro Kamoshida

Hiroyuki Dohmae

Masayoshi Kinoshita

Takehiro Hasegawa

A NAND-type flash memory has a memory cell array having NAND cells, each having memory cells capable of being rewritten electrically, a drain of one memory cell and a source of the other memory cell neighboring in a first direction being connected to each other, each of the NAND cells being arranged in a second direction, a plurality of bit lines, each being provided for each of the NAND cells, a plurality of sense amplifiers, each being provided for each of the bit lines, a plurality of data latch circuits, each being provided for each of the sense amplifiers, each of the data latch circuits temporarily holding data sent to and received from the corresponding sense amplifier, at least one test latch circuit which temporarily holds test data supplied from outside, and a data switching circuit which performs control for supplying at least two among the data latch circuits with data held in the test latch circuit.

NAND-type flash memory and semiconductor memory device

A semiconductor integrated circuit device has a page buffer, several memory cells to which data is written in accordance with write data stored in the page buffer, and an accumulating counter. The accumulating counter accumulates and stores a number of program loops spent for data write to several memory cells, and outputs the accumulated and stored number of program loops.

Semiconductor integrated circuit device

A first inverter includes a first load element and a first transistor, which are connected between first and second terminals in series, a first input terminal and a first output terminal. A second inverter includes a second load element and a second transistor, which are connected between third and fourth terminals in series, a second input terminal and a second output terminal. A first transfer transistor selectively and electrically connects the first output terminal and a first bit line. A second transfer transistor selectively and electrically connects the second output terminal and a second bit line. When data are read from the memory cell which comprises the first and second inverters and the first and second transfer transistors, a first potential is applied to the second terminal and a second potential different from the first potential is applied to the fourth terminal.

Static random access memory and pseudo-static noise margin measuring method

An input data register for latching write data is arranged in a position near a memory cell array of a memory core section. The input data register is arranged on the upstream side of a data path used for writing data into a memory cell. Write data input to a data pin which is arranged in the end position on the downstream side is latched in the input data register via a data input buffer, serial/parallel converting circuit and write data line. Data latched in the input data register is written into a memory cell via a DQ write driver, data line pair, I/O gate and bit line pair in a next write cycle.

Method for writing data to a semiconductor memory comprising a peripheral circuit section and a memory core section including a memory cell

Fast cycle RAM having improved data write operation

A synchronous memory device includes a prefetch address counter. The address counter is composed of an n number of one-bit counter circuits, an n number of adders to which the output signals of these counters are supplied respectively, and an adder control circuit for controlling each adder. A start address is externally supplied to each of the one-bit counter circuits, which in turn count up. When the addressing mode is the sequential mode and the start address is an odd address, each adder performs addition according to the state of the even control signal outputted from the adder control circuit. With the addition, the address outputted from each one-bit counter circuit is inverted, but otherwise the same signal as the address outputted from each one-bit counter circuit is outputted.

Synchronous memory device with prefetch address counter

Fast cycle ram having improved data write operation

When a write & auto precharge command is input into a chip, signals CPSRX and AUTPL are at &ldquo;H&rdquo;. After finishing a column operation, the level of the signal CPSRX shift to &ldquo;L&rdquo;. When CPSRX&equals;&ldquo;L&rdquo; and AUTPL&equals;&ldquo;H&rdquo;, if a signal CSLCK is at &ldquo;H&rdquo;, an auto precharge enable signal AUTPE is at &ldquo;H&rdquo;. The signal AUTPE is at &ldquo;H&rdquo; when the signal CSLCK is at &ldquo;H&rdquo;, and does not depend upon the leading edge of an external clock VCLK. Since auto precharge is executed from the time a column select line CSL is activated, the time the potential of a selected word line is shifted to a non-selection level can be kept constant irrespective of the frequency of the external clock.

Semiconductor memory with improved auto precharge

A synchronous semiconductor memory device such as SDRAM easy in timing adjustment of column selection and capable of reducing cycle time and access time to be minimum value without reducing access margin is provided. The synchronous semiconductor memory device includes a memory cell array constituted in a matrix form, a command decoder and an address buffer operative in synchronism with the leading end of clock signal, a row decoder for decoding row address to select word line of the memory cell, a column control signal generating circuit for generating a column control signal, and a column decoder for taking thereinto column address taken in by the address buffer by a column address taking-in signal generated from the command decoder in synchronism with the leading end of the clock signal to allow a column select signal line to be active.

Synchronous semiconductor memory device

A clock synchronous circuit comprising a clock receiver, a delay monitor, a forward pulse delay circuit, a backward pulse delay circuit, a driver, a state-holding section, a control signal generating circuit, a first AND circuit, and a second AND circuit. The delay monitor delays the output of the clock receiver. The forward pulse delay circuit delays the output of the delay monitor. The backward pulse delay circuit delays the output of the clock receiver. The driver receives the output of the backward pulse delay circuit and outputs an internal clock signal. The state-holding section controls the backward pulse delay circuit. The control pulse generating circuit initializes the forward pulse delay circuit. The first AND circuit is provided for controlling the supply of the output of the clock receiver to the delay monitor. The second AND is provided for controlling the supply of the output of the delay monitor to the forward pulse delay circuit.

Clock control circuit

When a clock enable signal asynchronous with a clock signal is set at a high level, a power-down control circuit sets a power-down signal at a high level to release a power-down mode. When the power-down mode is released, a clock control circuit outputs an internal clock signal such that an output signal of a command decoder can be latched. According to such a constitution, a period of time from the latching of the command after releasing the power-down mode to the time when the command can be transferred will be reduced, and a high-speed operation can be attained.

Semiconductor memory device having a power-down mode

A coffee puff snack and a method of manufacturing the same, which, are provided, in which the snack does not lack characteristic coffee flavor that is uniformly spread over its surface and inside, and also can be shaped directly in a single working process. The coffee puff snack is a product which is manufactured through a process of feeding mixed materials of roasted comminuted coffee bean grains, other grains, and moisture added when necessary, into an extruder, pressurizing and heating for gelatinization, puffing, shaping, and drying.

Coffee puff snack and method of manufacturing the same

It is the object of the present invention to provide a coffee extract manufacturing method which prevents deterioration of flavor and precipitation in the coffee extract during long-term preservation and also keeps a sealed container filled with the coffee extract from expanding to deform or break for long preservation or heat sterilization. The invention is directed to a coffee extract manufacturing method allowing a long-term preservation, which has achieved the above object by adding strong alkaline salt that is alkaline noncarbonate into coffee extract.

Growing community of inventors

Tokyo, Japan

Hiroyuki Ohtake