Canon Kabushiki Kaisha

Hiroshi Nonoshita

Yoshitsugu Yamanashi

Yasuhisa Ishizawa

Seiji Saito

Eiichi Matsuzaki

Yasuhisa Shigehara

Kenjiro Cho

Kenjiro Chyo

Takayuki Seki

Kenzoh Ina

Kenzo Ina

Yoshihiro Terashima

Nobuyuki Yuasa

Shigeki Miura

To check operation of a circuit to be checked connected to a bus to which at least one master circuit and at least one slave circuit are connected, a model is connected to a bus in place of a master circuit or a slave circuit and cause given signals to be outputted at given timing for checking the operation of the circuit to be checked. Especially, by causing various data transfer to occur at random timing by a plurality of models, it is easy to cause severer than actual conditions to take place easily, enabling to enhance efficiency of checking. For example, when checking operation of a bus arbiter, a plurality of master models are connected in place of a plurality of master circuits to cause a request of bus accessibility to be outputted from each master model at random timing to check arbitration operation of a bus arbiter.

Method for logic checking to check operation of circuit to be connected to bus

To check operation of a circuit to be checked connected to a bus to which at least one master circuit and at least one slave circuit are connected, a model is connected to a bus in place of a master circuit or a slave circuit and cause given signals to be outputted at given timing for checking the operation of the circuit to be checked. Especially, by causing various data transfer to occur at random timing by a plurality of models, it is early to cause severer than actual conditions to take place easily, enabling to enhance efficiency of checking. For example, when checking operation of a bus arbiter, a plurality of master models are connected in place of a plurality of master circuits to cause a request of bus accessibility to be outputted from each master model at random timing to check arbitration operation of a bus arbiter.

A compressing/expanding circuit for compressing and expanding image data by a JBIG method comprises a memory medium such as floppy disk or hard disc to store the image data, a compressing circuit to compress the data, an expanding circuit to expand the data, a transfer circuit to transfer the data stored in the memory medium to the compressing circuit or expanding circuit, a storage controller to store the data compressed by the compressing circuit or the data expanded by the expanding circuit to the memory medium, a compression controller to control the transfer circuits compressing circuit, and storage controller so as to repetitively operate, an expansion controller to control the transfer circuit, expanding circuit, and storage controller so as to repetitively operate, and a designating circuit to designate either one of the compressing process and the expanding process. In the case where the compressing process is designated by the designating circuit, the transfer circuit, compressing circuit, and storage controller are controlled by the compression controller. In the case where the expanding process is designated by the designating circuit, the transfer circuit, expanding circuit, and storage controller are controlled by the expansion controller.

Compression/expansion circuit having transfer means and storage means

Disclosed is a method of processing image data, including controlling to output multi-level value image data for reproducing a multi-level value image and bi-level value image data for reproducing a bi-level value image with respect to a predetermined area, thereby reproducing the multi-level and bi-level value images which constitute a single image. Also disclosed is an interface system including a multi-level converter for converting the multi-level value image data into bi-level value image data and vice versa, a resolution converter operated in synchronism with the multi-level converter to convert the resolution of the multi-level value image data, an area data memory for storing area data corresponding to an instruction input representing a multi-level or bi-level value image area, and an output device for selecting the multi-level value image data from the resolution converter or the multi-level value image data from the multi-level converter on the basis of the area data and for outputting selected data to the image output device.

Image data processing using bi-level and multi-level value data

An image processing apparatus makes it possible to efficiently use memories, and to output an image having a high picture quality and a high resolution. The apparatus also makes it possible to reproduce particularly edge portions of an image having a relatively low resolution wherein a plurality of bits are allocated per picture element, with a high resolution. The apparatus further makes it possible to reproduce an image having a high resolution represented by one bit per picture element as an image represented by a plurality of bits per picture element. The apparatus processes a color image obtained by synthesizing a photograph and another photograph, or a photograph and characters with a small memory capacity, and outputs an image having a high quality. That is, the apparatus comprises a memory for storing character/figure images having a high resolution and a small amount of information for one picture element, a memory for storing photographic images having a low resolution and a large amount of information per picture element, and a memory for storing control data for controlling the above-described two kinds of images. An image output having a high picture quality can be obtained with a small amount of information by effectively utilizing features of the above-described two kinds of images. It is thereby possible to reduce the number of devices required for storing information, and therefore to reduce cost. It is also possible to minimize deterioration in picture quality caused by reducing the amount of information.

Image processing method and apparatus suitable for both high-resolution

A display control apparatus for a display apparatus having a display device in which a liquid crystal such as a ferroelectric liquid crystal is used as an operating medium for display-updating and the updated display state can be held by applying an electric field or the like. The display control apparatus comprises a first updating circuit to update the display content of the entire screen of the display apparatus, a second updating circuit to update the display content of a part of the display screen, a detector to detect an external factor such as a temperature of the display apparatus, and a switching circuit to switch the first and second updating circuits in accordance with the detected external factor.

Display control apparatus and method

A preserving performance of a display state of a display having a ferroelectric liquid crystal (FLC) as a display device is effectively used, thereby realizing a long life of the display. For this purpose, access monitor device is provided. The access of a video memory by display data supply device is monitored. When there is no access for a predetermined time or more, that is, when there is no change in the present display content, display drive control device controls display driving device so as to stop the driving of an FLC panel.

Display control apparatus

An image processing apparatus is arranged to store different types of image data containing color information so as to provide an image output, hold in a register display information corresponding to each of these types of stored image data, classifying the stored image data on the basis of the display information held in the register, and generate pixel data on the basis of the classified image data.

Image processing apparatus

In a data processing system that includes plural image processing apparatus and a network connecting these apparatus, reduced image data in the disk 11 of the work station WS4 are transferred through the LAN 6 to the work station WS1. The work station WS1 edits the transferred reduced image data and transfers the content of editing alone through the LAN 6 to the work station WS4, which regenerates the original image from the transferred content of editing, the reduced image data and the encoded data, and prints the original image in edited state.

Image processing apparatus with image compressing and processing based

Display drive of a ferroelectric liquid crystal (FLC) display device is controlled in accordance with temperature and the number of lines to be displayed and updated. An interlace or non-interlace mode for driving the display device is selected on the basis of the number of scanning lines to be updated and/or the temperature. A table is provided for changing the interlace mode on the basis of various conditions.

Apparatus and method for controlling drive of a display device in

A display control apparatus and method initializes the display when the power is switched off. The display control apparatus includes a storing unit which corresponds to a display panel and stores display data, a display control unit for achieving an image on the display panel in accordance with the data stored in the storing unit, a detecting unit for detecting disconnection of a power source, and an initializing unit for initializing the storing unit when the detecting unit has determined that the power source is disconnected. The display control method performs display by using information stored in a memory corresponding to the display panel. The method is carried out by detecting a request for power disconnection, writing initialization data into the memory, achieving an image on the display panel by using the initialization data written in the memory, and disconnecting the power.

Display control apparatus and method with initialization capability

There is disclosed an image processing system with variable gamma characteristic, in which gamma correction is not conducted in the image processing but conducted for the output equipment when the result of image processing is released outside.

Image processing system

A display control device for a display unit, using a ferroelectric liquid crystal or the like, capable of partially changing a display state of picture elements is provided with an entire updating means for updating a display of the entire picture surface of the display unit. A partial updating means is provided for updating only a portion wherein display contents have changed during entirely updating processing. A restriction means restricts the start of the partially updating means in accordance with a frequency of a command to update the portion.

Display control device

Disclosed is a method of processing image data, including controlling to output multi-level value image data for reproducing a multi-level value image and bi-level value image data for reproducing a bi-level value image with respect to a predetermined area, thereby reproducing the multi-level and bi-level value images which constitute a single image. Also disclosed is an interface system including a multi-level converter for converting multi-level value image data into bi-level value image data and vice versa, a resolution converter operated in synchronism with the multi-level converter to convert the resolution of the multi-level value image data, an area data memory for storing area data corresponding to an instruction input representing a multi-level or bi-level value image area, and an output device for selecting the multi-level value image data from the resolution converter or the multi-level value image data from the multi-level converter on the basis of the area data and for outputting selected data to the image output device.

An image processing apparatus is disclosed which includes circuitry for selectively applying variable gamma corrections to an image signal during both on-line and off-line modes of operation. In the off-line mode, the apparatus operates to simultaneously correct image signals for non-linearities produced by both an input device and an output device. In the on-line mode, correction is made for the non-linearities of the input device and a separate correction is made for the non-linearities of the output device. Such operation allows the apparatus to process linear data in the on-line mode.

Growing community of inventors

Fujisawa, Japan

Hiroshi Nonoshita