Canon Kabushiki Kaisha

Hiroaki Niitsuma

Toshio Yoshihara

Masanori Ichikawa

Yoshihisa Nomura

Yosuke Obayashi

Shigeki Hasui

A communication apparatus includes a communication circuit, a clock supply circuit, a CPU and a memory storing a program which, when executed by the CPU, causes the communication apparatus to function as a control unit which causes the communication circuit to operate in one of a first mode in which the communication circuit performs a normal communication with the external apparatus and a second mode in which the communication circuit operates with lower power consumption than in the first mode. In the second mode, the control unit controls the clock supply circuit so as not to supply the clock signal to the communication circuit. While the communication circuit is operating in the second mode and the clock signal is not being supplied to the communication circuit, the control unit controls the clock supply circuit to start supply of the clock signal to the communication circuit in response to a predetermined signal.

Communication apparatus and control method thereof

An electronic apparatus includes a semiconductor integrated circuit, another semiconductor integrated circuit connected to the semiconductor integrated circuit via a peripheral component interconnect (PCI) bus, and devices (a hard disk drive (HDD), and a dynamic random access memory (DRAM)) connected to the another semiconductor integrated circuit. The semiconductor integrated circuit transmits a predetermined instruction to the another semiconductor integrated circuit, and the another semiconductor integrated circuit shifts the PCI bus to a non-communicable state or a state communicable at low speed. Thereafter, the another semiconductor integrated circuit shifts the devices (the HDD and the DRAM) to a power saving state.

Electronic apparatus including device configured to be shifted to power saving state and connected to PCI device, and control method thereof

An information processing which reduces production costs. The information processing apparatus has a first semiconductor device, a second semiconductor device, a ROM that stores both a first boot program and a second boot program, and an interface for communicating with the ROM. In response to the first semiconductor device being reset, the first semiconductor device reads out the first boot program from the ROM via the interface. In response to the second semiconductor device being reset, the second semiconductor device reads out the second boot program from the ROM via the interface. While the first semiconductor device is reading out the first boot program from the ROM, an output from the second semiconductor device to the interface is controlled to have high impedance.

Information processing apparatus with semiconductor integrated circuits, control method therefor, and storage medium

An information processing apparatus includes a first circuit configured to operate by receiving a first voltage or a second voltage higher than the first voltage; a second circuit configured to output a signal indicating which of the first voltage or the second voltage is to be input to the first circuit; and a control unit configured to receive the signal output by the second circuit and to output, to the first circuit, a signal indicating a voltage to be supplied to the first circuit. The control unit is configured to output a signal indicating the second voltage for a period until when the signal output by the second circuit has stabilized, and to output a signal indicating a voltage as indicated by the signal received from the second circuit, after the signal output by the second circuit has stabilized.

Information processing apparatus

An image processing method includes determining whether image data acquired by reading a document with a reading unit is color or monochrome, saving color image data determined to be color and monochrome image data generated by monochrome conversion of the color image data, in association with each other as a learning sample, deciding a color conversion parameter to be used when image data read by the reading unit and determined to be monochrome image data is converted into a color image, using the saved learning sample, and converting the image data read by the reading unit and determined to be the monochrome image data into color image data, using the decided color conversion parameter.

Image processing apparatus, image processing method, and storage medium to convert image data

The image forming apparatus of the present invention includes: a power source unit having a PFC (Power Factor Correction) circuit; a semiconductor integrated circuit including at least one module for performing image processing; and a first power source control unit configured to control whether to turn on or to turn off a power of the PFC circuit, and to control a power control signal input into the semiconductor integrated circuit so that the power of the PFC circuit is on while the power of the module in the semiconductor integrated circuit is on.

Image forming apparatus and control method of image forming apparatus controlling a power factor correction circuit

The image forming apparatus of the present invention is a semiconductor integrated circuit including: a first image processing module; a second image processing module; a first SRAM configured to temporarily store image data for which the first image processing has been performed by the first image processing module; a second SRAM configured to store a parameter for performing the second image processing for image data that is input to the second image processing module; and a control unit. The control unit stops power supply to the first SRAM, continues to supply power to a storage area of the second SRAM in which the parameter is stored, and stops power supply to a control area for writing data to the storage area of the second SRAM based on that a condition to cause the semiconductor integrated circuit to make a transition into a power-saving mode is satisfied.

Semiconductor integrated circuit that can turn off part of a write area without turning off a memory area and control method of semiconductor integrated circuit

Semiconductor integrated circuit that stops power supply to at least a storage area of a first SRAM in a power-saving mode, and control method of semiconductor integrated circuit

An information processing apparatus that improves the convenience of a user who performs authentication using an authentication medium. A communication system module acquires authentication information from an IC card. A sensor system module detects proximity of the IC card. A main circuit element group authenticates a user using the acquired authentication information. A power supply controller supplies power to those modules and the group. A power supply destination is controlled such that the apparatus is shifted to a power saving state in which power is supplied only to the sensor system module. In the power saving state, when the sensor system module detects proximity of the IC card, the power supply destination is controlled to cause the apparatus to shift to a normal power state in which power is supplied to the communication system module and the main circuit element group.

Information processing apparatus that performs user authentication, method of controlling the same, and storage medium

A semiconductor integrated circuit includes, a fixed frequency-division clock generation unit configured to generate a fixed frequency-division clock with a fixed frequency based on an output clock of a clock source, a variable frequency-division clock generation unit configured to generate a variable frequency-division clock with a variable frequency based on the output clock of the clock source, and a data path selection unit configured to select a data path. The data path selection unit selects a data path with or without a synchronization unit for converting the data into clock-synchronous data on a receiving side according to whether the variable frequency-division clock is or is not, respectively, generated by the variable frequency-division clock generation unit.

Semiconductor integrated circuit, apparatus with semiconductor integrated circuit, and clock control method in semiconductor integrated circuit

A semiconductor integrated circuit includes a first generation unit configured to generate a fixed frequency division clock signal (first signal) from an output clock signal of a clock source, a fixed frequency division state monitoring unit configured to monitor the first signal, a second generation unit configured to generate a variable frequency division clock signal (second signal) from the output signal, and a variable frequency division state monitoring unit configured to monitor the second signal. In a case where the frequency of the second signal is returned from a reduced frequency to normal, when the variable frequency division state monitoring unit determines that the second signal becomes high in a next cycle, output of the second signal is stopped, and when the fixed frequency division state monitoring unit determines, after the output is stopped, that the first signal becomes high in a next cycle, the output is resumed.

Semiconductor integrated circuit, apparatus including semiconductor integrated circuit, and method for controlling clock signal in semiconductor integrated circuit

An information processing apparatus that is capable of controlling electric energy consumption with sufficient accuracy. An execution unit executes a job. A calculation unit calculates electric energy consumption in a period from a start of execution of the job by the execution unit to an end except a period from interruption of execution of the job by the execution unit to restarting, as electric energy consumption at the time of job execution.

Information processing apparatus for controlling electric power consumption, information processing method, and storage medium storing control program therefor

It aims to improve user's convenience by, while keeping a printing electricity charge low by executing a print job under a low electricity charge, executing a print job for a user aiming at certain print job execution without waiting until time of the low electricity charge. In order to do so, an image forming apparatus acquires information related to the electricity charge, and restricts execution of the input print job based on the acquired information. Thus, in case of restricting the execution of the input print job based on the information related to the electricity charge, if the input print job is a first print job configured to be executed on a priority basis, the first print job is executed, and, if the input print job is a second print job not configured to be executed on a priority basis, the execution of the second print job is restricted.

Image forming apparatus restricting job execution based on unit price of an electricity charge

A job processing device capable of preventing a poor communication while keeping the sufficient communication speed. The job processing device is connected to a host, which has a host interface supporting a first connection mode for communicating in a first communication speed and a second connection mode for communicating in a second communication speed being slower, and processes a job transmitted from the host. A device interface has the first and second connection modes. A connection control means changes the device interface from the second connection mode to the first connection mode when the device interface is connected to the host interface in the second connection mode and when a first operation mode for processing a job is shifted to a second operation mode being lower in power consumption. A mode control means shifts to the second operation mode from the first operation mode after changing the connection mode.

Growing community of inventors

Yokohama, Japan

Hiroaki Niitsuma