Fujitsu Corporation

Hidenori Kiuchi

Hideaki Mochizuki

Hiroshi Murakawa

Shigehisa Sakahara

Kazuhisa Kada

Ritsuko Okura

A memory access controller is disclosed. A packet memory stores a packet and has a clock parallel outputting function of parallel-outputting first data and a clock. A read controller reads the first data. A clock transfer unit performs a clock transfer operation by writing the first data using the clock and reading second data using a system clock. A packet assembly unit receives the second data and reassembles the packet. An information memory stores a read start address where head data of the packet is stored and packet length information indicating a length of the packet. A read controller receives the read start address and the packet length information, generates a read address necessary for reading one packet, and reads the first data from the packet memory.

Memory access controller and method implementing packet processing

A fixed length data processing apparatus has a registration holding unit holding registration information necessary to identify fixed length data that is an object of a processing commonly to transmission routes, and a data processing unit identifying whether received fixed length data is fixed length data that is an object of the processing or not on the basis of at least the registration information in the registration information holding unit to perform a data processing for fault management in the asynchronous communication on the basis of the fixed length data when identifying that the fixed length data is fixed length data that is an object of a processing correspondingly to the transmission route, thereby holding a large volume of information efficiently for identifying fixed length data to process fixed length data with a simple structure.

Fixed length data processing apparatus

A fixed length data processing apparatus has a data processing unit receiving at least fixed length data to perform a desired data processing on the fixed length data, and an operation state monitoring process unit performing a monitoring process to monitor an operation state of an asynchronous communication on the basis of the fixed length data received by said data processing unit, thereby detecting loss or misinsertion of fixed length data such as an ATM cell or the like and monitoring a flow state in a transmission system having a high transmission rate.

Growing community of inventors

Osaka, Japan

Hidenori Kiuchi