Siemens Aktiengesellschaft

Heinrich Fladerer

Johann Magerl

A time division multiplex signal of a high order with a frame code word occurring as a block is distributed between a plurality of channels in a demultiplexer by way of a chain circuit of conductor elements. Further on the transmission path contains memories and a channel distributor. The channel distributor is controlled by a second memory by way of a decoder, other memories and a coder in a single step. A logic linking arrangement and a frame counter permit resynchronization only when the frame code word has failed to appear four times. The synchronous multiplexer facilitates high-speed operation at bit rates of 140 Mbit/s and 565 Mbit/s and likewise permits construction in accordance with emitter-coupled logic technology.

Arrangement for the synchronous demultiplexing of a time division

A time division multiplex signal of a high order with a frame code word which occurs block-wise is distributed between a plurality of channels in a demultiplexer and is supplied to the inputs of a synchronizing arrangement. The transmission path of the synchronizing arrangement comprises memories and a channel distributor. The channel distributor is controlled by the first memory by way of a decoder, further memories, and a coder in a single step. A logic linking arrangement and a frame counter permit resynchronization only when the frame code has failed to appear four times in succession. The synchronizing arrangement facilitates high-speed synchronization at bit rates of 140 Mbit/s and 565 Mbit/s, and also permits construction in accordance with emitter-coupled logic technology.

Growing community of inventors

Planegg, Germany

Heinrich Fladerer