Faraday Technology Corporation

Qisda (suzhou) Co., Ltd.

Suzhou Pengxu Pharmatech Co., Ltd.

Hao Wu

Kun-Ti Lee

Zhao-Yong Zhang

Peng Wang

Pixu Li

Qiang Wei

Wen Cheng

Biao Chen

Siwei Zhou

Song-Wen Yang

A five-way key and a display device. A keycap of the five-way key includes a cap body and at least two clamping ribs, where a bottom end of the cap body is provided with an open receiving cavity, and the at least two clamping ribs are arranged on an inner wall of the receiving cavity and are used for clamping a push rod of the five-way key in an interference fit mode. According to the embodiments, the keycap is tightly connected with the push rod of the five-way key in an interference fit mode, so that a user can flexibly and accurately operate the five-way key, the problem complex assembly of existing five-way keys is avoided, and the defective rate is reduced.

Five-way key and display device

The present disclosure relates to a JAK inhibitor upadacitinib intermediate and a preparation method therefor, and to a preparation method for a JAK inhibitor upadacitinib. The upadacitinib intermediate of the present application is as shown in Formula (II) or Formula (III),

Synthesis methods for upadacitinib and intermediate thereof

A static memory apparatus and a data reading method thereof are provided. The static memory apparatus includes a plurality of memory cells, a plurality of dummy memory cells, a sense amplifier, and a discharge current adjuster. The dummy memory cells respectively include a plurality discharge ends for discharging charges on a dummy bit line. The sense amplifier is enabled for a sensing and amplifying operation according to a signal on the dummy bit line, and the sense amplifier generates readout data accordingly. The discharge current adjuster adjusts at least one discharge current on at least one controlled discharge end according to an operating voltage of the memory cells.

Static memory apparatus and data reading method thereof

A memory includes a logic controller, a word line driver, a boost circuit, plural capacitor circuits, plural memory cores, plural selectors, and plural output drivers. The logic controller generates a word line enabling signal and a boost enabling signal. The word line driver receives the word line enabling signal. The boost circuit receives the boost enabling signal. The plural capacitor circuits are connected between the boost circuit and the word line driver. Each of the plural memory cores is connected with the word line driver through plural word lines. The plural selectors are connected with the corresponding memory cores. The plural output drivers are connected with the corresponding selectors. The number of the plural memory cores is positively correlated with the number of the plural capacitor circuits.

Memory generating method of memory compiler and generated memory

Growing community of inventors

Suzhou, China

Hao Wu