Faraday Technology Corporation

Hanping Chen

Kun-Cheng Wu

Jia-Jio Huang

Chih-Yang Peng

Alvin Hsin-Hung Chen

Jim Jyh-Herng Wang

A fast methodology and system to characterize setup/hold time for analog IPs are provided. Partial circuits of clock and data paths are simulated instead of the simulation of entire IPs. The partial circuits include all those paths of clock pin and data input pins before reaching first level DFF. This methodology includes multi-path searching of hierarchical SPICE netlist for the path of clock pin and data pins, so as to reduce the circuit subset, merge the paths of clock pin and the data pins, and characterize the setup/hold time for the analog IP. The paths of data pins and clock pin before DFF are used for setup/hold time characterization.

Growing community of inventors

Taoyuan County, Taiwan

Hanping Chen