Freescale Semiconductor,inc.

Haiping Zhou

Matthias Passlack

Jonathan K Abrokwah

Peter Zurcher

Karthik Rajagopalan

Richard J Hill

Xu Li

David A Moran

Iain G Thayne

A semiconductor fabrication process includes forming a gate dielectric layer () overlying a substrate () that includes a III-V semiconductor compound. The gate dielectric layer is patterned to produce a gate dielectric structure () that has a substantially vertical sidewall (), e.g., a slope of approximately 45&#xb0; to 90&#xb0;. A metal contact structure () is formed overlying the wafer substrate. The contact structure is laterally displaced from the gate dielectric structure sufficiently to define a gap () between the two. The wafer () is heat treated, which causes migration of at least one of the metal elements to form an alloy region () in the underlying wafer substrate. The alloy region underlies the contact structure and extends across all or a portion of the wafer substrate underlying the gap. An insulative or dielectric capping layer () is then formed overlying the wafer and covering the portion of the substrate exposed by the gap.

III-V MOSFET fabrication and device

Growing community of inventors

Bearsden, United Kingdom

Haiping Zhou