Cadence Design (israel) II Ltd.

Guy Baruch

Vitaly Lagoon

Eyal Benoudiz

A method for enabling bitwise or bit slice constraints to be provided as part of the test generation process, by providing a language structure which enables these constraints to be expressed in a test generation language such as e code for example. The language structure for such bitwise constraints is then handled in a more flexible manner, such that the test generation process does not attempt to rigidly 'solve' the expression containing the constraint as a function. Therefore, the propagation of constraints in such a structure do not necessarily need to be propagated from left to right, but instead are generated in a multi-directional manner. The language structure is particularly suitable for such operators as '[: ]', &#x201c;|&#x201d;, &#x201c;&&#x201d;, &#x201c;^&#x201d;, &#x201c;&#x2dc;&#x201d;, &#x201c;&#x3e;&#x3e;&#x201d; and &#x201c;&#x3c;&#x3c;&#x201d;.

Method for providing bitwise constraints for test generation

A system and method for visualization and debugging of constraint systems and for constraint resolution. The present invention features a systematic, graphical representation that relates generation objects and generation decisions, preferably for example as a simple, two dimensional chart. The representation of relationships between generation entities and generation decisions, and the order in which generation decisions are made, help the user to identify and solve generation problems.

Growing community of inventors

Natania, Israel

Guy Baruch