Silicon Storage Technology, Inc.

Guangming Lin

Xiaozhou Qian

Vipin Tiwari

Yao Zhou

Xiao Yan Pi

Zhenlin Ding

Nhan Do

Xian Liu

Chunming Wang

Leo Xing

Kai Man Yue

Yaohua Zhu

The present embodiments relate to systems and methods for implementing wear leveling in a flash memory device that emulates an EEPROM. The embodiments utilize an index array, which stores an index word for each logical address in the emulated EEPROM. The embodiments comprise a system and method for receiving an erase command and a logical address, the logical address corresponding to a sector of physical words of non-volatile memory cells in an array of non-volatile memory cells, the sector comprising a first physical word, a last physical word, and one or more physical words between the first physical word and the last physical word; when a current word, identified by an index bit, is the last physical word in the sector, erasing the sector; and when the current word is not the last physical word in the sector, changing a next index bit.

Wear leveling in EEPROM emulator formed of flash memory cells

The present invention relates to a flash memory device that uses strap cells in a memory array of non-volatile memory cells as source line pull down circuits. In one embodiment, the strap cells are erase gate strap cells. In another embodiment, the strap cells are source line strap cells. In another embodiment, the strap cells are control gate strap cells. In another embodiment, the strap cells are word line strap cells.

Non-volatile memory system using strap cells in source line pull down circuits

The present invention relates to systems and methods for implementing wear leveling in a flash memory device that emulates an EEPROM. The embodiments utilize an index array, which stores an index word for each logical address in the emulated EEPROM. Each bit in each index word is associated with a physical address for a physical word in the emulated EEPROM, and the index word keeps track of which physical word is the current word for a particular logical address. The use of the index word enables a wear leveling algorithm that allows for a programming command to a logical address to result in: (i) skipping the programming operation if the data stored in the current word does not contain a '1' that corresponds to a '0' in the data to be stored, (ii) reprogramming one or more bits of the current word in certain situations, or (iii) shifting to and programming the next physical word in certain situations.

The invention comprises a non-volatile memory device with a sensing amplifier that includes a current mirror comprising a pair of resistors.

Low voltage current reference generator for a sensing amplifier

A trimmable current reference generator for use in a sense amplifier is disclosed.

Growing community of inventors

Shanghai, China

Guangming Lin