Microsoft Technology Licensing, LLC

Nvidia Corporation

Silicon Graphics, Incorporated

Gregory M Eitzmann

John Stephen Montrym

David L Dignam

Richard A Silkebakken

Michael Timothy Jones

Greg Sadowski

Nathaniel David Naegle

Andrew D Bowen

John A Klenoski

David S Warren

Dawn Maxon

John D Hallesy

A graphics processing unit is designed to have validation logic utilizing a reduced memory space shadow memory as a source of state information for performing validation of commands. A semantic analysis is performed to generate the validation logic such that the reduced memory space shadow memory has a size small than a memory size required to store a full representation of a set of state variables associated with a class of commands.

Logical design of graphics system with reduced shadowed state memory requirements

A graphics processing unit has a reduced memory space shadow memory as a source of state information for performing validation of commands. The reduced memory space shadow memory is smaller in size than a full version of state variables associated with an abstract state machine representation of a class of commands received from a software driver. The reduced memory space shadow memory is used by validation logic to detect exceptions indicative of an illegal command or sequence of commands.

Apparatus, system, and method for reducing shadowed state memory requirements for identifying driver command exceptions in a graphics system

A graphics processing unit has a reduced memory space shadow memory as a source of state information for performing validation of commands. The reduced memory space shadow memory is smaller in size than a full version of state variables associated with an abstract state machine representation of a class of commands received from a software driver.

Graphics system with reduced shadowed state memory requirements

The present invention provides a system, method and computer program product for reducing fill and improving quality of interlaced displays using multi-sampling. In an embodiment of the invention, a frame buffer for a interlaced display is filled. Initially, a first multi-sample of the first line of the first field is calculated. The bottom sub-pixels of the first multi-sample are the top sub-pixels of a multi-sample of the first line of the second field. The first multi-sample is written into the frame buffer. Then, a second multi-sample of the second line of the first field is calculated. The top sub-pixels of the second multi-sample are the bottom sub-pixels of a multi-sample of the first line of the second field. Also, the bottom sub-pixels of the second multi-sample are the top sub-pixels of the second line of the second field. The second multi-sample is written into the frame buffer. A multi-sample for each subsequent line of the first field is calculated in this manner and written into the frame buffer. Then, a last multi-sample consisting of the bottom sub-pixels of a full multi-sample of the last line of the second field is calculated. The last multi-sample is also written into the frame buffer.

Reducing fill and improving quality of interlaced displays using multi-sampling

A system and method of gamma correction of pixel color coordinates by direct calculation is provided. The response characteristics of a graphics display device are modeled to produce a set of transformation functions. The parameters that describe the transformation functions are then sent to a transformation unit. To display a pixel, the transformation unit evaluates the transformation functions. Color coordinates of the pixel are used as inputs in the evaluation of the transformation functions. This produces transformed pixel color coordinates. The transformed pixel color coordinates are then sent to the graphics display device. The pixel can then be displayed with its originally intended color.

Method and system for transforming color coordinates by direct calculation

An operation for combining multiple video streams permits combining any number of overlay images and base images regardless of processes performed upon one or more of the images. Specifically, where the base images are dynamically sized and resized to provide a constant frame rate (despite varying frame complexity), the process similarly treats overlay images and even other base images. In the dynamic sizing process, a rendering time is compared to high and low water marks. During dynamic resizing, two double buffering operations and a synchronization operation are performed. After dynamic sizing and resizing, the resulting resized images are combined together, regardless of the frame rate of the individual images. Consequently, multiple video streams at varying frame rates are combined at a constant frame rate.

System and method for combining multiple video streams

A system and method for dynamically resizing graphic images of variable image complexity to generate display images at a constant frame rate for output to a display device. In one frame, an image resolution is determined and a graphic image is drawn to the determined image resolution. In the subsequent frame, the graphic image is magnified to a target resolution prior to being output to a display device. The synchronization of the drawing of the graphic image and its display is managed by a swap buffer signal. The present invention further provides for the double buffering of graphic images and their corresponding image resolutions. The present invention further provides for the independent dynamic resizing of multiple channels, such that, a plurality of display devices can independently resize graphic images of variable complexity at a constant frame rate.

System and method for generating and displaying complex graphic images

A programmable video output format (VOF) generator that enables a processing system to drive different video display devices with varying video format requirements. The programmable VOF generator includes a compiler that generates video formats based on user input, and a state machine that generates all video signals with requisite output format. The compiler allows the user to provide minimal information on general display parameters using a high-level language. Therefore, no specialized knowledge of the video display hardware requirements is required from the user.

Growing community of inventors

Palo Alto, CA, United States of America

Gregory M Eitzmann