International Business Machines Corporation

Gordon C Osborne, Jr

Kibby B Horsford

Voya Rista Markovich

Mark Vincent Pierson

Anthony P Ingraham

Gary Ray Hill

Michael D Lowell

Richard Gordon Charlton

Mark Andrew Couture

George Charles Correia

Timothy Harrison Daubenspeck

Wolfgang Sauter

Edmund Juris Sprogis

David V Caletka

William C Ward

Steven E Molis

Douglas W Phelps, Jr

Robert M Smith

Stephen G Starr

Gary H Irish

John James Lajza, Jr

Charles R Ramsey

H Ward Conru

James L Carper

John P Cincotta

Michael J Vadnais

Stephen E Gons

George C Correla

A releasable buried layer for 3-D fabrication and methods of manufacturing is disclosed. The method includes forming an interposer structure which includes forming a carbon rich dielectric releasable layer over a wafer. The method further includes forming back end of the line (BEOL) layers over the carbon rich dielectric layer, including wiring layers and solder bumps. The method further includes bonding the solder bumps to a substrate using flip chip processes. The flip chip processes comprises reflowing the solder bumps and rapidly cooling down the solder bumps which releases the carbon rich dielectric releasable layer from the wafer.

Releasable buried layer for 3-D fabrication and methods of manufacturing

A semiconductor module includes a semiconductor chip, a lead frame having lead fingers, and a down set member within an encapsulant for reduce warpage and providing a more planar package by balancing thermal stress between the lead fingers and the encapsulant. The down set member can be a bent portion of the lead frame. It can also be a separate body, such as a dummy semiconductor chip.

Planarized plastic package modules for integrated circuits

A method and apparatus for testing semi-conductor chips is disclosed. The individual semiconductor chips have I/O contacts. The apparatus is provided with an interposer that has contacts corresponding to the contacts on the semiconductor chip. Both the chip and the interposer contacts can be any known type including metal ball, bumps, or tabs or may be provided with dendritic surfaces. The chip contacts are first brought into relative loose temporary contact with the contacts on the interposer and then a compressive force greater that 5 grams per chip contact is applied to the chip to force the chip contacts into good electrical contact with the interposer contacts. Testing of the chip is then performed. The tests may include heating of the chip as well as the application of signals to the chip contacts. After testing the chip is removed from the substrate.

Method and apparatus for testing integrated circuit chips

A compression bond is formed between a gold or gold alloy wire and lead/tin solder by forming a head on the wire and forcing the head into a pad of the solder by thermosonic, or thermocompression, or ultrasonic compression bonding techniques. This forms a gold/tin intermetallic compound which in turn forms the bond. The head of the wire is maintained out of contact with any underlying surface, and surrounded by the solder.

Method of bonding gold or gold alloy wire to lead tin solder

Growing community of inventors

Essex Junction, VT, United States of America

Gordon C Osborne, Jr