Qimonda Ag

GillYong Lee

Thomas Happ

Rolf Weis

Heinz Hoenigschmid

Christoph Ludwig

Michael Kund

An integrated circuit includes: a resistive memory having an array of resistive memory cells; a memory controller that controls operation of the resistive memory in accordance with external commands from an external device; and a memory scheduler coupled to the resistive memory and to the memory controller. The memory scheduler schedules internal maintenance operations within the resistive memory in response to trigger conditions indicated by at least one sensor signal or external command. The operation of the memory scheduler and performance of the internal maintenance operations are transparent to the external device and, optionally, transparent to the memory controller.

Growing community of inventors

Dresden, Germany

GillYong Lee