Broadcom Corporation

Tioga Technologies, Inc.

Gilad Ayalon

Eli Aloni

Oren David

Ilan Reuven

Liron Frenkel

Ayelet Shahar-Doron

A reduced instruction set computer (RISC) includes at least one arithmetic logic units (ALUs), which are arranged to evaluate logical conditions. A processing pipeline is arranged to solve a decision problem that is representable as a decision tree including at least three nodes by processing a sequence of pipelined instructions that traverse the decision tree. At least some of the pipelined instructions instruct the one or more ALUs to evaluate respective logical conditions, such that the pipeline flushes the instructions from the pipeline no more than once in the course of processing the sequence regardless of whether the logical conditions evaluate to true or false.

High speed multi-threaded reduced instruction set computer (RISC) processor

A reduced instruction set computer (RISC) processor includes a processing core, which is arranged to process a software thread. A hardware-implemented scheduler is arranged to receive respective contexts of a plurality of software threads, to determine a schedule for processing of the software threads by the processing core, and to serve the contexts to the processing core in accordance with the schedule.

High speed multi-threaded reduced instruction set computer (RISC) processor with hardware-implemented thread scheduler

A method for decoding a sequence of symbols encoded by an encoding system with a plurality of possible states and transmitted over a channel, wherein the encoding system output can be represented by a trellis diagram. The method includes receiving a signal corresponding to the sequence of symbols transmitted over the channel and responsive to the signal, finding respective old state metrics for one or more of the possible states of the encoding system that correspond to a given symbol in the sequence. Respective transition metrics are determined for state transitions that link the one or more possible states for which the old state metrics were found to at least some of the possible states of the encoding system that correspond to a succeeding one of the symbols in the sequence. New state metrics are computed for the at least some of the possible states that correspond to the succeeding symbol, responsive to the respective old state metrics and to the transition metrics, such that when two or more of the transitions are linked to the same one of the possible states of the succeeding symbol, one of the transitions is chosen based on a criterion applied to the new state metrics. A subset of the at least some of the possible states that correspond to the succeeding symbol is selected based on the new state metrics and used in decoding the sequence of symbols.

Growing community of inventors

Hod Hasharon, Israel

Gilad Ayalon