International Business Machines Corporation

Gernot E Günther

Viktor Sandor Gyuris

John Henry Westermann, Jr

Kevin Anthony Pasnik

Thomas John Tryt

A hardware simulation accelerator to simulate logic designs, a method to encode instructions for use in the hardware simulation accelerator, and a computer program product having code of the method by which the hardware simulation accelerator can read encoded instructions to simulate the logic design, and computer program product of the encoded instructions to simulate a logic design in a hardware accelerator. Each instruction has one of a plurality of opcodes, the opcodes select which of the hardware resources of the hardware simulation accelerator will implement and use the values set forth in other programmable bits of the encoded instruction. The encoded instruction may be a routing and/or a gate evaluation instruction.

Growing community of inventors

Endicott, NY, United States of America

Gernot E Günther