Cisco Technology, Inc.

Gegory Goss

William Robert Lee

Scott Smith

Robert Jeter

Trevor Gamer

Techniques for processing each of multiple threads that share a core processor include receiving an intra-thread register address from the core processor. This address contains C bits for accessing each of 2registers for each thread. A thread ID is received from a thread scheduler external to the core processor. The Thread ID contains T bits for indicating a particular thread for up to 2threads. A particular register is accessed in a register bank that has 2registers using an inter-thread address that includes both the intra-thread register address and the thread ID. The particular register holds contents for the intra-thread register address for a thread having the thread ID. Consequently, register contents of all registers of all threads reside in the register bank. Thread switching is accomplished rapidly by simply accessing different slices in the register bank, without swapping contents between a set of registers and memory.

Growing community of inventors

Dunstable, MA, United States of America

Gegory Goss