Adeia Semiconductor Bonding Technologies Inc.

Ziptronix, Inc.

Invensas Bonding Technologies, Inc.

Gaius Gillman Fountain, Jr

Paul M Enquist

Cyprian Emeka Uzoh

Laura Wills Mirkarimi

Guilian Gao

Qin-Yi Tong

Belgacem Haba

Rajesh Katkar

Javier A DeLaCruz

Chandrasekhar Mandalapu

Jeremy Alfred Theil

Ron Zhang

Bongsub Lee

Thomas Workman

Ilyas Mohammed

Shaowu Huang

Kyong-Mo Bang

Gabriel Z Guevara

Joy Watanabe

Liang Wang

Robert J Markunas

Suhail Jaan Sadiq

Pawel Mrozek

Carl T Petteway

George Carlton Hudson

A device package comprising an integrated cooling assembly. The device package comprises a semiconductor device attached to a substrate and a cold plate attached to the semiconductor device. The cold plate's footprint is larger than the footprint of the semiconductor device so one or more portions of the cold plate extends past the edges of the semiconductor device's footprint. One or more standoffs are disposed adjacent to the semiconductor device to support the one or more portions of the cold plate that extend past the edges of the semiconductor device's footprint.

Cold plate and manifold integration for high reliability

Devices and techniques include process steps for forming openings through stacked and bonded structures. The openings are formed by pre-etching through one or more layers of prepared dies after planarization of the bonding layer (by chemical-mechanical polishing (CMP) or the like) and prior to bonding. For instance, the openings are etched through one or more layers of dies to be bonded prior to bonding the dies to form an assembly.

Post CMP processing for hybrid bonding

Representative techniques provide process steps for forming a microelectronic assembly, including preparing microelectronic components such as dies, wafers, substrates, and the like, for bonding. One or more surfaces of the microelectronic components are formed and prepared as bonding surfaces. The microelectronic components are stacked and bonded without adhesive at the prepared bonding surfaces.

Techniques for processing devices

Representative implementations of techniques and methods include chemical mechanical polishing for hybrid bonding. The disclosed methods include depositing and patterning a dielectric layer on a substrate to form openings in the dielectric layer, depositing a barrier layer over the dielectric layer and within a first portion of the openings, and depositing a conductive structure over the barrier layer and within a second portion of the openings not occupied by the barrier layer, at least a portion of the conductive structure in the second portion of the openings coupled or contacting electrical circuitry within the substrate. Additionally, the conductive structure is polished to reveal portions of the barrier layer deposited over the dielectric layer and not in the second portion of the openings. Further, the barrier layer is polished with a selective polish to reveal a bonding surface on or at the dielectric layer.

Direct hybrid bonding of substrates having microelectronic components with different profiles and/or pitches at the bonding interface

A microelectronic structure is disclosed. The microelectronic structure can include a bulk semiconductor portion that has a first surface and a second surface opposite the first surface. The microelectronic structure can include a via structure that extends at least partially through the bulk semiconductor portion along a direction non-parallel to the first surface. The microelectronic structure can include a first dielectric barrier layer that is disposed on the first surface of the bulk semiconductor portion and extends to the via structure. The microelectronic structure can include a second dielectric layer that is disposed on the first dielectric barrier layer and extends to the via structure.

Structures with through-substrate vias and methods for forming the same

A device package comprising an integrated cooling assembly comprising a semiconductor device and a cold plate directly bonded to the semiconductor device. The cold plate comprises a top portion, sidewalls extending downwardly from the top portion to a backside of the semiconductor device, an inlet opening, and an outlet opening. The top portion, the sidewalls, and the backside of the semiconductor device collectively define a coolant chamber volume therebetween. The inlet opening and the outlet opening are disposed in the top portion and are in fluid communication with the coolant chamber volume. The inlet opening is disposed above a hotspot region of the semiconductor device.

Embedded cooling systems for advanced device packaging and methods of manufacturing the same

A method of direct hybrid bonding first and second semiconductor elements of differential thickness is disclosed. The method can include patterning a plurality of first contact features on the first semiconductor element. The method can include second a plurality of second contact features on the second semiconductor element corresponding to the first contact features for direct hybrid bonding. The method can include applying a lithographic magnification correction factor to one of the first patterning and second patterning without applying the lithographic magnification correction factor to the other of the first patterning and the second patterning. In various embodiments, a differential expansion compensation structure can be disposed on at least one of the first and the second semiconductor elements. The differential expansion compensation structure can be configured to compensate for differential expansion between the first and second semiconductor elements to reduce misalignment between at least the second and fourth contact features.

Dimension compensation control for directly bonded structures

A cooling structure having a first side and a second side opposite the first side can be formed through a method comprising, forming an inlet and an outlet in a first substrate, forming at least one channel on the second side of the first substrate, wherein the at least one channel is in fluid communication with the inlet and outlet, forming a plurality of nozzles on the first side of a second substrate, and forming a plurality of channels on the second side of the second substrate opposite the first side of the second substrate. The plurality of channels is aligned with the plurality of nozzles, and the second side of the first substrate is bonded to the first side of the second substrate.

Electronic device cooling structures bonded to semiconductor elements

A device package comprising an integrated cooling assembly. The integrated cooling assembly comprises a semiconductor device and a cold plate attached to the semiconductor device. The cold plate comprises a first side, a second side vertically adjacent to the first side, a first inlet, a first cavity, and a first outlet. The first side of the cold plate comprises a first region, a second region, and a third region, wherein the second region is between the first region and the third region. In some embodiments, the semiconductor device is attached to the first region of the cold plate and the third region of the cold plate, and the first cavity extends along the second region of the cold plate.

Cold plate cavity designs for improved thermal performance

Embodiments herein provide for fluidic cooling assemblies embedded within a device package and related manufacturing methods. In one embodiment, the integrated cooling assembly includes a semiconductor device and a cold plate attached to the semiconductor device. The cold plate has a perimeter sidewall, a top portion and pairs of opposing cavity sidewalls. The perimeter sidewall extends downwardly from the top portion to a backside of the semiconductor device to define a perimeter of the cold plate. Each pair of opposing cavity sidewalls extends downwardly from the top portion towards the backside of the semiconductor device to define a coolant chamber volume therebetween. A distance between each pair of opposing cavity sidewalls in a direction parallel with the backside of the semiconductor device defines a width of a corresponding coolant chamber volume and a spacing between adjacent coolant chamber volumes, wherein the ratio of width to spacing is about 1:1.

Fluid channel geometry optimizations to improve cooling efficiency

Devices and techniques include process steps for preparing various microelectronic components for bonding, such as for direct bonding without adhesive. The processes include providing a first bonding surface on a first surface of the microelectronic components, bonding a handle to the prepared first bonding surface, and processing a second surface of the microelectronic components while the microelectronic components are gripped at the handle. In some embodiments, the processes include removing the handle from the first bonding surface, and directly bonding the microelectronic components at the first bonding surface to other microelectronic components.

DBI to SI bonding for simplified handle wafer

A method of manufacturing a device package. The method comprises patterning a first substrate to form patterned regions comprising a thermal oxide layer. The method further comprises directly bonding the patterned regions of the first substrate to a second substrate to form a bonding interface. The bonded first and second substrates form an integrated cooling assembly comprising a coolant chamber volume. Portions of the first substrate exposed to the coolant chamber volume comprise a native oxide layer.

Integrated cooling assemblies for advanced device packaging and methods of manufacturing the same

Direct bonded stack structures for increased reliability and improved yields in microelectronics are provided. Structural features and stack configurations are provided for memory modules and 3DICs to reduce defects in vertically stacked dies. Example processes alleviate warpage stresses between a thicker top die and direct bonded dies beneath it, for example. An etched surface on the top die may relieve warpage stresses. An example stack may include a compliant layer between dies. Another stack configuration replaces the top die with a layer of molding material to circumvent warpage stresses. An array of cavities on a bonding surface can alleviate stress forces. One or more stress balancing layers may also be created on a side of the top die or between other dies to alleviate or counter warpage. Rounding of edges can prevent stresses and pressure forces from being destructively transmitted through die and substrate layers. These measures may be applied together or in combinations in a single package.

Direct bonded stack structures for increased reliability and improved yield in microelectronics

A multi-component device package comprising an integrated cooling assembly and methods for manufacturing said multi-component device package. A multi-component device package may comprise a plurality of semiconductor devices encapsulated in a mold material. A portion of the mold material may be removed to expose the backside of at least one semiconductor device of the plurality of semiconductor devices. A first dielectric layer may be formed on the exposed backside of the at least one semiconductor device. A cold plate comprising a base plate may be prepared and then the base plate may be directly bonded to the exposed backside of the at least one semiconductor device.

Structures and methods for integrated cold plate in XPUs and memory

Representative techniques and devices including process steps may be employed to mitigate the potential for delamination of bonded microelectronic substrates due to metal expansion at a bonding interface. For example, a through-silicon via (TSV) may be disposed through at least one of the microelectronic substrates. The TSV is exposed at the bonding interface of the substrate and functions as a contact surface for direct bonding.

Growing community of inventors

Youngsville, NC, United States of America

Gaius Gillman Fountain, Jr