Realtek Semiconductor Inc.

Fu-Ching Hsu

Chia-Jung Chang

Chiu-Yun Tsai

Chien-Lien Peng

Chih-Wei Chang

Ming-Tsung Tsai

A method for scanning bad block of a memory and a circuit system thereof are provided. In a procedure of scanning bad blocks of the memory, the circuit system uses a cache read command that is adapted to a process of continuously reading a plurality of memory pages of the memory. The cache read command loads a memory page data to a cache of the memory in advance, and then reads the memory page data from the cache at a next instruction cycle. Next, the cache read command loads a next memory page data to the cache. These steps are repeated until the procedure of scanning bad blocks of the memory is completed. The method can effectively reduce the time for the memory to prepare the next page data so as to reduce the impact of the busy time of the memory on time performance.

Method for scanning bad block of memory and circuit system thereof

A data access system includes a flash memory, a first inversion circuit, a block buffer memory, an error checking and correcting circuit, a second inversion circuit, and an application circuit. The first inversion circuit inverts a plurality of pieces of data stored in a block of the flash memory to generate a plurality of pieces of inverted data. The block buffer memory stores the plurality of pieces of inverted data. When the ECC circuit determines that the plurality of pieces of inverted data are correctable, the ECC circuit corrects at least one piece of inverted data stored in the block buffer memory. The second inversion circuit inverts the plurality of pieces of inverted data stored in the block buffer memory to generate a plurality of pieces of recovered data. The application circuit receives the plurality of pieces of recovered data and performs a corresponding operation accordingly.

Data access system, and method for operating a data access system

A multimedia streaming and network apparatus that includes a flash memory, a network module, an access module and a multimedia streaming module is provided. The network module includes a network processing circuit. The access module includes a flash memory controller and an access circuit. The flash memory controller controls and accesses the flash memory. The access circuit includes a network processing storage circuit, a command and data transmission circuit and an interface converting circuit. The command and data transmission circuit performs transmission of command and data between the processing storage circuit and the network processing circuit. The interface converting circuit performs transmission and interface conversion between the network processing storage circuit and the flash memory controller. The multimedia streaming module accesses the flash memory through the flash memory controller.

Multimedia streaming and network apparatus

A communication system includes a physical layer circuit, a link layer circuit, a transport layer circuit, and a memory circuit. The physical layer circuit is coupled to a first storage circuit. The link layer circuit is coupled to the physical layer circuit. The transport layer circuit is coupled to a second storage circuit. The memory circuit is coupled between the link layer circuit and the transport layer circuit. The memory circuit includes a memory. The memory is controlled to selectively transmit data in the second storage circuit to the first storage circuit, or transmit data in the first storage circuit to the second storage circuit.

Communication system and operation method

An interface connection apparatus disposed in a first electronic device is provided that includes an analog physical layer circuit, a waveform generation circuit and a media access control circuit. The analog physical layer circuit receives an analog handshake signal from a second electronic device and generates a digital handshake signal. The waveform generation circuit determines whether a matching times that a pulse parameter of each of pulses included in the digital handshake signal is within a predetermined pulse parameter range reaches predetermine times and generates a digital output signal when the matching times reaches the predetermine times, and an output pulse parameter of all output pulses of the digital output signal is within the predetermined pulse parameter range. The media access control circuit determines that the analog handshake signal is valid when the media access control circuit receives the digital output signal to keep performing handshake.

Interface connection apparatus and method

A memory sharing dual-mode network communication device includes a first memory, an OTT module and a PON module. The first memory is divided into an OTT region and a PON region, and the OTT module is used to obtain an OTT service, which includes an OTT processor, a memory arbitration circuit, a first memory main controller, a bridge circuit, and a memory slave controller. The PON module includes a PON processor and a second memory main controller. The memory arbitration circuit is configured to respond to a first access request from the OTT processor or a second access request of the PON processor to access the OTT area or the PON area of the first memory through the first memory host controller, and the memory arbitration circuit further determines the priority order of the first access request and the second access request.

Growing community of inventors

Hsinchu, Taiwan

Fu-Ching Hsu