Altera Corporation

Frederic Richard

David Wolk Mendel

Lambertus De Jong

Cristian Vasiliu

Robert Critchlow

One embodiment relates to a method of communicating a data packet stream in which data is re-packed to reduce wasted bandwidth. Data bytes of the data packet stream are received from a first data path and mapped to a second data path that is divided into a plurality of data segments. At least one data byte is mapped to each data segment until an end of, or pause in, the data packet stream. Another embodiment relates to a method of communicating data packets from multiple channels. Multiple data packet flows, each flow corresponding to a channel, is received on a first data path. The data bytes from the first data path are mapped to a second data path that is divided into multiple data segments. At least one data byte is mapped to each data segment until an end of, or pause in, the multiple data packet flows. Other embodiments, aspects, and features of the invention are also disclosed.

Method and apparatus for data re-packing for link optimization

Various embodiments of the present disclosure provide techniques and mechanisms for providing a fast multi-level scheduler, implemented using a plurality of smaller schedulers, the plurality of smaller schedulers together performing the functions of a single conventional scheduler.

Multi-level deficit weighted round robin scheduler acting as a flat single scheduler

Serial communications circuitry is provided that has bonded first-in-first-out (FIFO) buffer circuitry. The circuitry may include state machine and barrel shifter circuitry that conveys data between the bonded FIFO circuitry and a bonded serial communications path. The bonded FIFO circuitry and the bonded lane may increase the efficiency of the serial communications circuitry by reducing the number of empty data bytes buffered in the FIFO circuitry and conveyed over the serial communications path.

Growing community of inventors

Maidenhead, United Kingdom

Frederic Richard