Hewlett-packard Development Company, L.p.

Hewlett Packard Enterprise Development LP

Fraser John Dickin

Weng Wah Loh

Liqun Chen

John Deryk Waters

Chris I Dalton

Thomas Rathbone

Helen Balinsky

Nigel John Edwards

Boris Balacheff

James Thomas Edward McDonnell

Geoffrey Ndu

Richard Anthony Lawrence

Simon Kai-Ying Shiu

Keith Alexander Harrison

Mark David Lillibridge

James M Mann

Ludovic Emmanuel Paul Noel Jacquin

Craig Walrath

Taciano Perez

Guy De Warrenne Bruce Adams

Shiva R Dasari

Martin Sadler

Adrian Shaw

Abigail Jane Sellen

Wagston Staehler

Stefek Malkowski Zaba

Stuart Phillip Stenton

Simon Kai Ying Shiu

Nicholas Ramirez

Mark Lillibridge

Taciano Dreckmann Perez

An example non-transitory computer-readable medium includes instructions that, when executed by a processor, cause the processor to receive a request for data. The instructions also cause the processor to determine a region containing the data based on the metadata. The instructions cause the processor to traverse a tree in the metadata to determine key generation information relating a decryption key for the region to a root key.

Key generation information trees

In an example, transactions are secured between electronic circuits in a memory fabric. An electronic circuit may receive a transaction integrity key. The electronic circuit may compute a truncated message authentication code (MAC) using the received transaction integrity key and attach the truncated MAC to a security message header (SMH) of the transaction.

Secure transactions in a memory fabric

Examples set out herein provide a method comprising using first cryptographic key data specific to a computing device to verify a package of machine readable instructions to run on the computing device. The verified package may be executed to generate a random number using a true random number generator of the computing device, and to store the generated random number. Second cryptographic key data may be generated by a pseudorandom number generator of the computing device based on a seed comprising a combination of the random number as a first seed portion and a second seed portion. A portion of the second cryptographic key data may be sent to a certifying authority. The method may further comprising receiving a certification value based on the sent portion of the second cryptographic key data from the certifying authority and storing the certification value.

Cryptographic data

There is provided an example memory system comprising a plurality of memory modules, each memory module comprising a persistent memory to store root key information and encrypted primary data; a volatile memory to store a working key for encrypting data, the encrypted primary data stored in the persistent memory being encrypted using the working key; and a control unit to provide load and store access to the primary data. The memory system further comprises a working key recovery mechanism to retrieve first root key information from a first module and second root key information from a second module; and compute the working key for a given module based on the retrieved first root key information and the retrieved second root key information.

Secure memory systems

In one example in accordance with the present disclosure, a method may include retrieving, at a memory management unit (MMU), encrypted data from a memory via direct memory access and determining, at the MMU, a peripheral that is the intended recipient of the encrypted data. The method may also include accessing an application key used for transmission between an application and the peripheral, wherein the application key originates from the application and decrypting, at the MMU, the encrypted data using the application key and transmitting the decrypted data to the peripheral.

Direct memory access encryption with application provided keys

In some examples, a computing device includes a data port, device memory to store firmware for the computing device, and verification circuitry. The verification circuitry may override operation of the data port responsive to a determination that firmware verification mode criteria are satisfied. The verification circuitry may also extract firmware data from the device memory for verification of the firmware and provide the firmware data to an external device connected to the computing device through the data port.

Firmware verification through data ports

In one example in accordance with the present disclosure, a method may include receiving, by a processor on a system on a chip (SoC), a request to encrypt a subset of data accessed by a process. The method may also include receiving, at a page encryption hardware unit of the SoC, a system call from an operating system on behalf of the process, to generate an encrypted memory page corresponding to the subset of data. The method may also include generating, by the page encryption hardware unit, an encryption/decryption key for the first physical memory address. The encryption/decryption key may not be accessible by the operating system. The method may also include encrypting, by the page encryption hardware unit, the subset of data to the physical memory address using the encryption/decryption key and storing, by the page encryption hardware unit, the encryption/decryption key in a key store.

Selective memory encryption

An electronic device for management of cryptographic keys, and a corresponding method implemented in a computing device comprising a physical processor, transmit feature data of the device to a key generation module, wherein the feature data comprises information corresponding to an identifier or an attribute of the device, and receive, by the device from the key generation module, a digital signature of the transmitted feature data. The device installs the received digital signature as a cryptographic private key for communication, and performs a cryptographic operation using the installed digital signature as the cryptographic private key.

Management of cryptographic keys

A method of providing information, the method comprising interrogating a memory tag; receiving content from the memory tag by wireless electromagnetic communication in response to the interrogation, the memory tag comprising a memory and a transponder to enable the wireless electromagnetic communication; storing the content; sending a release request to an authorizer; receiving a release confirmation from the authorizer in response to the release request; and releasing the stored content in response to receipt of the release confirmation. The memory tag may contain encrypted content. A plurality of said release requests may be sent, each release request having an associated cost. An aggregate cost can then be calculated in accordance with the sum of the associated costs.

Memory tag, method for providing information and enabling the release of stored content, and apparatus therefor

A position sensor is disclosed with detector elementscoupled to a set of output linesaccording to a connection pattern. An objecttriggers a window subset of the detector elements, causing a logic output on the set of output lines. Some output linesare coupled to more that one detector element. However, the connection patternis arranged such that for any window subset of the detector elements falling in a variable length range, a unique logic output is provided on the set of output linesto identify the position of the object. A sensing method and search process for determining the connection pattern are also disclosed.

Position sensing method and position sensing apparatus and its construction

This invention provides a processor, especially for use as the central processing unit of a memory tag. The processorhas a minimal footprint in Silicon or other suitable material. It also is driven by the data that it receives. The processor includes a pluralityof registers configured to receive in parallel data that are input to the processor, and to process in parallel the received data, and a micro sequencer and instruction decoder moduleadapted to select two or more of the plurality of registers to receive the data that are input to the processor, and to control the processing of the received data by the end or more selected registers. A memorydevice utilizing such a processor, and a method of processing instructions are also provided.

Central processor for memory tag

A memory tag comprises an array of non-volatile memory, means for inductively obtaining power to enable receipt of data from and transmission of data to a reader device, a processor operable to process received data and to generate data to be transmitted; and a hash co-processor configured to apply a hash function to data applied to it. The array of non-volatile memory includes an area of write only memory. Reader devices for use with such memory tags and methods of using such memory tags are also described.

Memory-tag data authentication

A representational object contains a visual representation of a character and a memory tag comprising a digital memory adapted to be read from when inductively powered. The digital memory contains digital content relating to the character represented visually on the representational object. At least a part of the digital content relates to function of the character in a game carried out by a gaming application and comprises executable code for execution in connection with operation of the gaming application.

Physical representational objects with digital memory and methods of manufacture and use thereof

This invention provides a processor for writing data contained in payload data of a data packet to memory. The processor may, in some embodiments, be a central processing unit of a memory tag. The processor does not include a write buffer. The processor may comprise a first register adapted to latch first data corresponding to a segment of the payload data; and a second register adapted to receive second data from the payload data to enable the validity of the data latched into the first register to be established before data is written to memory. A memory device, a method for writing data contained in payload data, a data packet, a method of writing data into a non-volatile memory and a memory tag may also be provided.

Bufferless writing of data to memory

A data storage device includes a temperature sensor. The temperature sensor outputs a temperature signal corresponding to a detected temperature. An identification unit connected to the temperature sensor generates and outputs an identification signal based on the temperature signal. A plurality of such data storage devices can therefore be identified by their relative position to an interrogator which outputs heat.

Growing community of inventors

Almondsbury, United Kingdom

Fraser John Dickin