Csem Centre Suisse D'electronique Et De Microtechnique Sa&#x2014;recherche Et D&#xe9;veloppement

Flavio Rampogna

Christian Piguet

Jean-Marc Masgonty

Pierre-David Pfister

A system for generating addresses for a digital signal processor in which the program instructions include a code for accessing a memory associated with said processor. An address calculation circuit calculates each access address to the memory on the basis of operation codes designated by the address generation code of one of the instructions and of the content of one address register selected from said address registers. Each address generation code defines an operation code to be sent to the calculation circuit. Each of the address registers is further associated with a configuration register designated at the same time as the address register by the address generation code, and each of the configuration registers contains a set of predefined operation codes, each adapted to command a predetermined calculation operation in the calculation circuit.

Growing community of inventors

Geneva, Switzerland

Flavio Rampogna