Stratus Technologies Bermuda Ltd.

Finbarr Denis Long

Michael McLoughlin

Dana A Kirkpatrick

Joseph Ardini

John W Doody

Michael James O'Keeffe

Michael James O'Keefe

Apparatus and methods for fault-tolerant computing using an asynchronous switching fabric where at least one of a plurality of redundant data processing elements executing substantially identical instructions communicates transactions to at least one target device, such as input/output device, or another data processing element. The transactions are communicated through the asynchronous switching fabric wherein each of the data processing elements and the target device are connected to the asynchronous switching fabric through a respective channel adapter.

Apparatus and methods for fault-tolerant computing using a switching fabric

Methods and apparatus for implementing high-bandwidth memory subsystems in a multiprocessor computing environment. Each component in the memory subsystem has a recalibration procedure. The computer provides a low-frequency clock signal with a period substantially equal to the duration between recalibration cycles of the components of the memory subsystem. Transitions in the low-frequency clock signal initiate a deterministically-determined delay. Lapse of the delay in turn triggers the recalibration of the components of the memory subsystem, ensuring synchronous recalibration. Synchronizing the recalibration procedures minimizes the unavailability of the memory subsystems, consequently reducing voting errors between CPUs.

Coordinated recalibration of high bandwidth memories in a multiprocessor computer

Growing community of inventors

Blackrock, Ireland

Finbarr Denis Long