St-Ericsson Sa

Telefonaktiebolaget Lm Ericsson (Publ)

Sensirion Ag

Ferdinando Pace

Moritz Lechner

Zeljko Mrcarica

Samuel Fuhrer

Leo Zimmerman

An integrated chemical sensor chip comprises on or integrated in a common substrate a chemically sensitive layer and a heater heating the sensitive layer. In addition, a memory is provided for the storage of a measurement routine, the measurement routine comprising instructions defining a heating process over time and instructions defining one or more measurement points in time. An I/O interface is provided for receiving a trigger for the measurement routine and for supplying a result of the measurement routine. An engine controls the heater and measures a resistance of the sensitive layer according the instructions of the measurement routine.

Integrated chemical sensor chip

A programmable high-speed frequency divider architecture is provided that is programmable to divide an input clock signal frequency by a selectable division N. The frequency divider architecture has a shift register circuit having N/2 shift register stages, connected in series when N is an even integer and trunc[N/2]+1 shift register stages when N is an odd integer. The frequency divider architecture includes a feedback logic circuit that performs a logical NAND of the output clock signal with the logical ORed result of a pre-output signal provided from a shift register stage prior to the output stage and another signal that indicates whether the selectable divisor N is odd or even.

High-speed frequency divider

A high speed clock frequency divider circuit is provided that uses a first shift register loop-back circuit and a second shift-register loop-back circuit to shift a predetermined array of bits therethrough. The first shift register loop-back circuit is clocked on a rising clock edge of an input clock signal, while the second shift register loop-back signal is clocked on a negative edge of the input clock signal. The outputs of the first and second loop-back shift registers are ORed to provide a 50% duty cycle output clock signal.

High-speed frequency divider architecture

A programmable high-speed frequency divider architecture is provided to provide a substantially 50% duty cycle signal output regardless of whether the division ratio is odd or even. The programmable frequency divider circuit receives an input clock signal having a first period and outputs and output clock signal that has a second clock signal period that is a programmable multiple, A, of the first period. The frequency divider includes a shift register that receives the input clock signal and produces a first output signal. The frequency divider also includes a duty cycle compensation circuit that accepts the first output signal and produces an output clock signal that has a duty cycle that is substantially 50%.

Growing community of inventors

Birmensdorf, Switzerland

Ferdinando Pace