Cisco Technology, Inc.

Schaeffler Technologies Ag & Co .Kg

Feng Wu

Stephen A Scearce

Yang Tang

Dieter Eckert

Thierry Leobold

Yongchao Ji

Shunjia Liu

Shaochun Tang

Various implementations disclosed herein include arrangements that reduce parasitic inductance associated with a discrete decoupling capacitor by using a three-terminal capacitor and a staggered array of power supply and ground connections. In some implementations, a capacitive decoupling arrangement includes a substrate, an array of electrical vias of first and second types, and a capacitive arrangement on one side of the substrate coupled to the array of electrical vias. The array of electrical vias includes a first type of vias and a second type of vias. The capacitive arrangement is coupled between two respective vias of the first type of vias and two respective vias of the second type of vias on the first planar surface of the substrate. The capacitive arrangement includes a plurality of capacitive elements electrically arranged in parallel between the two respective vias of the first type of vias and the two respective vias of the second type of vias.

Decoupling capacitive arrangement to manage power integrity

Growing community of inventors

Shanghai, China

Feng Wu