Marvell Asia Pte., Ltd.

Sobute New Materials Co., Ltd

Jiangsu Sobute New Materials Co., Ltd.

Jiangsu Research Institute of Building Science Co. Ltd

Jiangsu Bote New Materials Co. Ltd.

Fei Guo

Hui Wang

Xin Ma

Yihui Li

Hong Xue

Jiaping Liu

Yujiang Wang

Qian Tian

Hang Zhang

Jianye Zhang

Ting Yao

A low-power transmitter for transmitting digital signals from an integrated chip is described herein. The transmitter includes a voltage-mode transmitter driver comprised of a plurality of driver slices, which includes an up-cell having a first resistor and a first transistor, and a down-cell having a second resistor, a second transistor, and a third transistor. A calibration circuit drives a replica circuit to a desired impedance by adjusting a first gate voltage applied to the first transistor of the replica of the up-cell and adjusting a second gate voltage applied to the third transistor of the replica of the down-cell. The calibrated first gate voltage is applied to the first transistor and to the second transistor of each of the plurality of driver slices and the calibrated second gate voltage is applied to the third transistor of each of the plurality of driver slices.

Systems and methods for calibrating impedance of a low power voltage-mode transmitter driver

Systems for calibrating impedances caused by a first component and a second component of a voltage-mode transmitter driver are described herein. The first component includes a first transistor and a first resistor connected to the first transistor, wherein the first component is connected to a voltage source and an output end of the voltage-mode transmitter driver, respectively. The second component includes a second transistor and a second resistor connected to the second transistor, wherein the second component is connected to the output end of the voltage-mode transmitter driver, and a third transistor, respectively. A first gate of the third transistor is applied with a first tunable gate voltage, and the first tunable gate voltage is configured to be tuned to calibrate a first impedance between the output end and a ground to match with a second impedance between the voltage source and the output end.

Disclosed is a method for testing the setting time of a cement-based material: testing the capillary negative pressure of a non-bleeding cement-based material, with the time at which the capillary negative pressure reaches a threshold value A as the initial setting time, and/or the time at which the capillary negative pressure reaches a threshold value B as the final setting time, wherein threshold value A is 8-10 kPa, and threshold value B is 54-56 kPa. Alternatively, threshold value A and threshold value B are determined by the following method: formulating a cement-based material for the determination of threshold values with the same raw materials at the same formulation ratio; after vibration-compaction, placing a portion into a measuring mold; after vibration-compaction, testing the capillary negative pressure of the non-bleeding cement-based material placed in the measuring mold; under the same conditions, synchronously testing and determining the initial setting time and final setting time of the cement-based material for the determination of threshold values by a penetration resistance method; the capillary negative pressure corresponding to the initial setting time and final setting time of the cement-based material for the determination of threshold values are respectively threshold value A and threshold value B. The method can not only be used in standard tests for a laboratory cement setting time under standard temperature conditions, but can also be used to realize remote, automatic, and continuous in situ monitoring for the setting time of a cast-in-situ concrete structure.

Method for testing setting time of cement-based material

Growing community of inventors

Nanjing, China

Fei Guo