Advanced Micro Devices Corporation

Coherent Logix, Inc.

Globalfoundries Inc.

Faisal A Syed

Shawn Searles

Carl S Dobbs

Michael R Trocino

Keith M Bindloss

Kenneth R Faulkner

Nicholas Humphries

Alex E Icaza

Frederick A Rush

Michael A Nix

Benjamin T Sander

Gregory William Smaus

Golam Rasul Chowdhury

Michael E Tuuk

Curtis M Brody

Christopher Svec

A multi-processor system with processing elements, interspersed memory, and primary and secondary interconnection networks optimized for high performance and low power dissipation is disclosed. In the secondary network multiple message routing nodes are arranged in an interspersed fashion with multiple processors. A given message routing node may receive messages from other message nodes, and relay the received messages to destination message routing nodes using relative offsets included in the messages. The relative offset may specify a number of message nodes from the message node that originated a message to a destination message node.

Memory network processor

A power-up control circuit utilizes on-chip circuits, multiple voltages, a ring oscillator and counter, and edge and level detection circuits to guarantee reset during power-up conditions and continues the reset state with a variable length counter to guarantee a predictable reset. In addition, a clean start-up after a logical power-down condition is provided.

On-chip power-up control circuit

A transceiver () includes a receive circuit (), a transmit circuit (), a shared delay locked loop (DLL) (), and a controller (). The receive circuit () has a first input coupled to an external data terminal, a second input coupled to an external data strobe terminal, and an output coupled to an internal data terminal. The transmit circuit () has a first input coupled to the internal data terminal, a second input for receiving an internal clock signal, a first output coupled to the external data terminal, and a second output coupled to the external data strobe terminal. The controller () enables the shared DLL () for use by the receive circuit () during a receive cycle, and enables the shared DLL () for use by the transmit circuit () during a transmit cycle.

Circuit using a shared delay locked loop (DLL) and method therefor

A data driver includes a first latch (), an extension logic circuit (), and a second latch (). The first latch () has an input for receiving an input data signal, a clock input for receiving a first clock signal, and an output. The extension logic circuit () has an input coupled to the output of the first latch (), a control input for receiving a control signal, and an output. The extension logic circuit () selectively delays the output of the first latch () in response to the control signal. The second latch () has an input coupled to the output of the extension logic circuit (), a clock input for receiving a second clock signal, and an output for providing an output data signal.

Data driver circuit for a dynamic random access memory (DRAM) controller or the like and method therefor

A receive circuit () includes a DLL core (), a latch (), and a DLL control circuit (). The DLL core () has a first input for receiving a DLL clock signal, a second input for receiving a delay line select signal, and an output for providing a delayed data strobe signal. The latch () has a signal input for receiving an external data signal, a control input coupled to the output of the DLL core (), and an output for providing an internal data signal. The DLL control circuit () provides the DLL clock signal to the first input of the DLL core () responsive to a memory data strobe signal while the receive circuit is in a first mode, and provides the DLL clock signal to the first input of the DLL core () responsive to a processor clock signal while the receive circuit () is in a second mode.

Circuit for locking a delay locked loop (DLL) and method therefor

A technique for reducing stack pointer adjustment operations when stack dependent operations, which correspond to stack dependent instructions, are encountered includes setting a stack pointer to an initial value for a stack. A number of bytes associated with the stack dependent operation is determined. A stack pointer delta is then modified based upon the number of bytes associated with the stack dependent operation. A current location in the stack is determined based on the stack pointer and the stack pointer delta.

Determination of current stack pointer value using architectural and speculative stack pointer delta values

Growing community of inventors

Austin, TX, United States of America

Faisal A Syed