Stmicroelectronics S.r.l.

Sgs-thomson Microelectronics S.r.l.

Scs Thompson Microelectronics, S.r.l.

Fabio Scalise

Stefano Valle

Massimiliano Siti

Fabio Osnato

Rinaldo Poluzzi

Sergio Benedetto

Marco Massimo Ferrari

Viviana D'Alto

Fabrizio Airoldi

Maria G Podesta

A method for designing a new prunable S-random interleaver class to be used as a constituent part of turbo codes. With respect to previously proposed solutions the method has the advantage of being prunable to different block sizes while exhibiting at the same time, for any considered block size, performance comparable with the optimized 'ad hoc' S-random interleavers. Another advantage is that, as for every S-random interleaver, the design rules are independent of the constituent codes and of the puncturing rate applied to the turbo code. Therefore, these interleavers potentially can find applications in any turbo code scheme that requires interleaver size flexibility and code rate versatility, thanks to the advantage of requiring a single law storage (i e., one ROM storage instead of several ROMs) from which all the others are obtained by pruning, without compromising the overall error rate performance.

Prunable S-random block interleaver method and corresponding interleaver

An input digital signal is encoded by subjecting it to a first convolutional coding step followed by an interleaving step and a second convolutional coding step. The serial concatenated convolutional coded signal thus obtained is then subjected to modulation by means of a two-dimensional modulation scheme such as M-PSK or M-QAM. The corresponding decoding process involves an iterative decoding algorithm based on cascaded logarithmic soft-input soft-output processing steps.

Versatile serial concatenated convolutional codes

An adaptive method for suppressing video signal echoes in television equalizers including digital filters having coefficients which are updated in an adaptive and iterative manner using a modified LMS (Least Mean Square) algorithm until the difference, or output error, between a target output signal, called the reference signal, and an outgoing signal from the equalizer is gradually reduced. The method includes the steps of:

Method for reducing echoes in television equalizer video signals and

A video image decoder architecture for implementing a processing algorithm in the 40-ms mode on high-resolution TV sets, of a kind adapted to handle TV signals being received on respective transmission channels (J,L), which comprises a video signal demultiplexer receiving the transmission channels (J,L); and respective processing blocks for separately handling the signals from each of the channels (J,L). Each processing block includes a video image format converter, a local memory connected to an output of the converter, and at least one median filter and one systolic filter cascade connected after the memory for restoring, by interpolation, signal samples related to successive lines of the video image. A summing node adds the outputs from each processing block so as to obtain a time mean between restored samples of the channels (J,L). This architecture drastically reduces the number of memories required for processing the restored algorithm, as well as reducing overall silicon area requirements for the system. Accordingly, the whole 40-millisecond processing portion may be integrated into a single chip.

Video images decoder architecture for implementing a 40 MS processing

Growing community of inventors

Milan, Italy

Fabio Scalise