Siemens Aktiengesellschaft

Ewald Michael

Focko Frieling

Wolfgang Nikutta

A board includes two integrated circuits each having first terminals, second terminals, one basic configuration and one test configuration. The basic configurations contain components performing functions during normal operation of the circuits for which a particular circuit is intended. Each of the basic configurations has inputs and outputs connected to the terminals. Each of the test configurations has inputs and at least one output. Each of the inputs is connected to a respective one of the first terminals for supplying test signals to the test configuration, during a test mode of each of the circuits. The outputs are connected to the second terminals for transmitting result signals from the test configuration to the second terminals. The test and result signals are unaffected by the basic configurations during application of the test and result signals. First board contact surfaces are connected to the first terminals, for applying the test signals to the first board contact surfaces having an electrical connection with a respective one of the first terminals to be tested. Second board contact surfaces are connected to the second terminals, for picking up the result signals. A first terminal of both of the circuits is electrically connected together for simultaneously testing through the first board contact surfaces. The second terminals associated with the first terminals through the test configurations are electrically separated from one another.

Integrated circuit board with built-in terminal connection testing

An integrated circuit includes a circuit configuration for receiving a test signal and establishing an output signal as a consequence thereof. A test configuration checks if the output signal is within a given tolerance range. The test configuration has an output at which a corresponding result signal to be transmitted to outside the integrated circuit is generated when testing is performed.

Integrated circuit

A module board in the form of a circuit board includes at least one first integrated circuit and terminal points for the at least one first integrated circuit. External terminals are provided for input/output signals. Conductor tracks have disconnectable connecting elements for connection between the external terminals and the terminal points. A second integrated circuit is disposed between the external terminals and the terminal points for differently varying the input/output signals traveling between the terminal points and the external terminals in dependence on a status of the disconnectable connecting elements.

Module board including conductor tracks having disconnectable connecting

A monolithically integrated digital semiconductor circuit includes an address decoder, inputs connected to the address decoder for supplying external addressing signals thereto, a test decoder connected to the address decoder and connected to the external addressing signal supply inputs for directly receiving at least part of the external addressing signals, circuit parts to be addressed being connected to and controlled by the test decoder, a switch-over section connected to the test decoder for supplying a specific switch-over signal thereto causing the test decoder to be activated and causing the address decoder to be placed in a rest condition.

Monolithically integrated semiconductor circuit

Integrated dynamic write-read memory having a matrix formed of mutually identical memory cells based on MOS technology, the respective memory cells, in turn, being formed of a series arrangement of a transfer transistor and a storage capacitance, the memory cells belonging to individual columns of the matrix being connected, respectively, by a free current-carrying terminal of the transfer transistor thereof to a bit line assigned to the appertaining matrix column and being connected, respectively, by a free terminal of the storage capacitance thereof to a common fixed potential of the memory, comprising means for feeding a voltage, which causes discharge of the storage capacitance of the individual memory cells, across at least one pulsed circuit component of the matrix, for assisting in discharging the storage capacitance during an analysis of information stored in the individual memory cells.

Integrated dynamic write-read memory

A signal-level converter for controlling digital MOS circuits, particularly an address-buffer circuit for dynamic MOS memories, is designed in integrable form in MOS technology and is addressed on one hand by a first supply potential and a second supply potential connected as the reference potential, and on the other hand, at a signal input by the digital control signal to be processed, and furthermore includes cross-coupled field-effect transistor pairs as well as two output terminals carrying signals inverted relative to each other for controlling the digital circuit.

Signal-level converter

Integrated digital MOS-semiconductor circuit, including a first circuit part for generating charging and switching pulses, a second circuit part having an input connected to the first circuit part for being addressed by the pulses supplied by the first circuit part, first, second and third self-locking MOS-field effect transistors each having a source, a drain and a gate electrode, first and second capacitors having first and second terminals, the first terminal of the first capacitor being connected through the first transistor to the input of the second circuit part, the first terminal of the second capacitor being connected through the second transistor to the input of the second circuit part, a first supply potential source at reference potential, a second supply potential source different from reference potential being connected to at least one terminal of the third transistor and through the third transistor to the first terminal of the second capacitor, the second supply potential source also being connected to the gate electrode of the first transistor, the gate of the second transistor being connected between the first transistor and the first terminal of the first capacitor, means for supplying a first digital pulse having a given beginning and end to the second terminal of the first capacitor, and means for supplying a second digital pulse having a given beginning and end to the second terminal of the second capacitor, the first and second digital pulse simultaneously ending with the pulse supplied by the first circuit part, the beginning of the pulse supplied by the first circuit part occurring earlier than the beginning of the first and second digital pulses, and the beginning of the second digital pulse occurring at least as late as the beginning of the first digital pulse.

Pulse enhancement circuit for digital integrated circuit

An integrated read-write memory matrix on a semiconductor chip with related comparators and significant address and clocking means for improved operation.

Growing community of inventors

Haar, Germany

Ewald Michael