Cisco Technology, Inc.

Etienne Martineau

Amit Chandra

Nivin Lawrence

According to certain embodiments, a system includes one or more processors and one or more computer-readable non-transitory storage media comprising instructions that, when executed by the one or more processors, cause one or more components to perform operations including executing a software process of a secondary instance, the secondary instance running in parallel with a primary instance and associated with a plurality of cores including a bootstrap core, registering a non-maskable interrupt for the bootstrap core in the secondary instance, determining whether the secondary instance is in a fault state, wherein, if the secondary instance is in the fault state, halting the plurality of cores associated with the secondary instance, without impact to the primary instance, and recovering the bootstrap core by switching a context of the bootstrap core from the secondary instance to the primary instance via the non-maskable interrupt.

Fault isolation and recovery of CPU cores for failed secondary asymmetric multiprocessing instance

A method, apparatus, computer readable medium, and system that includes receiving a request for a topology path for a designated device, the request comprising a bus device function representation that identifies the designated device, determining the topology path based, at least in part, on the bus device function representation such that the topology path provides a deterministic representation of a route to the designated device, and replying with the topology path is disclosed.

Growing community of inventors

Gatineau, Canada

Etienne Martineau